IAMAl / ML-Hardware-CollectionsLinks
News and Paper Collections for Machine Learning Hardware
☆22Updated last year
Alternatives and similar repositories for ML-Hardware-Collections
Users that are interested in ML-Hardware-Collections are comparing it to the libraries listed below
Sorting:
- A Toy-Purpose TPU Simulator☆19Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆88Updated 2 years ago
- ☆22Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 8 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆23Updated 4 years ago
- NeuraLUT-Assemble☆43Updated 3 months ago
- ☆38Updated 7 months ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- PyTorch model to RTL flow for low latency inference☆130Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆79Updated 6 years ago
- ☆57Updated 7 months ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆39Updated 2 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆49Updated last month
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆43Updated 5 months ago
- ☆38Updated 7 months ago
- ☆72Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 3 years ago
- ☆36Updated 4 years ago
- ☆61Updated this week
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆59Updated last month
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆167Updated 9 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 4 months ago
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 4 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆71Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 6 years ago
- ☆62Updated 5 years ago