IAMAl / ML-Hardware-CollectionsLinks
News and Paper Collections for Machine Learning Hardware
☆22Updated last month
Alternatives and similar repositories for ML-Hardware-Collections
Users that are interested in ML-Hardware-Collections are comparing it to the libraries listed below
Sorting:
- ☆22Updated 3 years ago
- Train and deploy LUT-based neural networks on FPGAs☆106Updated last year
- NeuraLUT-Assemble☆46Updated 4 months ago
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- ☆64Updated 5 years ago
- ☆37Updated 3 years ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆15Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- ☆39Updated 3 weeks ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆88Updated 2 years ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- A Toy-Purpose TPU Simulator☆21Updated last year
- A floating-point matrix multiplication implemented in hardware☆32Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50Updated 10 months ago
- Machine-Learning Accelerator System Exploration Tools☆186Updated this week
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆70Updated 3 months ago
- ☆90Updated 2 weeks ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆61Updated 6 months ago
- ☆61Updated 8 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 4 years ago
- The Riallto Open Source Project from AMD☆83Updated 9 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 2 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆178Updated last month
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- ☆62Updated this week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 6 months ago