IAMAl / ML-Hardware-Collections
News and Paper Collections for Machine Learning Hardware
☆22Updated 10 months ago
Alternatives and similar repositories for ML-Hardware-Collections:
Users that are interested in ML-Hardware-Collections are comparing it to the libraries listed below
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated last month
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆83Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆51Updated 3 weeks ago
- ☆55Updated this week
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆70Updated 5 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆49Updated 2 weeks ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- RISC-V Matrix Specification☆19Updated 3 months ago
- ☆35Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆62Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 8 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆55Updated last month
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 2 years ago
- A polyhedral compiler for hardware accelerators☆56Updated 8 months ago
- ☆40Updated 3 months ago
- ☆15Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆49Updated 6 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆56Updated 3 years ago
- ☆33Updated 6 years ago
- ☆71Updated 2 years ago
- ☆20Updated 2 years ago
- ☆26Updated 4 months ago
- ☆23Updated 2 years ago
- A general framework for optimizing DNN dataflow on systolic array☆34Updated 4 years ago
- ☆33Updated this week