IAMAl / ML-Hardware-Collections
News and Paper Collections for Machine Learning Hardware
☆22Updated 8 months ago
Alternatives and similar repositories for ML-Hardware-Collections:
Users that are interested in ML-Hardware-Collections are comparing it to the libraries listed below
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆54Updated 3 years ago
- CGRA framework with vectorization support.☆21Updated this week
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆47Updated this week
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- ☆56Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆60Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆55Updated 3 months ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated 9 months ago
- ☆51Updated this week
- ☆71Updated last year
- ☆40Updated 10 months ago
- ☆23Updated 3 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- ☆22Updated 2 years ago
- DNN Compiler for Heterogeneous SoCs☆20Updated this week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆58Updated last month
- ☆13Updated 4 years ago
- ☆52Updated 11 months ago
- ☆15Updated 3 years ago
- ☆27Updated 5 years ago
- ☆83Updated 7 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆54Updated last month
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆75Updated 5 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆77Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆49Updated 5 years ago
- ☆33Updated last week
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆38Updated last week