ConstantPark / Nerual-Network-Acceleration-1Links
Neural Network Acceleration such as ASIC, FPGA, GPU, and PIM
☆52Updated 5 years ago
Alternatives and similar repositories for Nerual-Network-Acceleration-1
Users that are interested in Nerual-Network-Acceleration-1 are comparing it to the libraries listed below
Sorting:
- Neural Network Acceleration using CPU/GPU, ASIC, FPGA☆61Updated 4 years ago
- ☆71Updated 5 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆16Updated 3 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 5 years ago
- ☆19Updated 4 years ago
- ☆16Updated 4 years ago
- ☆23Updated 3 years ago
- [FPGA'21] CoDeNet is an efficient object detection model on PyTorch, with SOTA performance on VOC and COCO based on CenterNet and Co-Desi…☆26Updated 2 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆139Updated 5 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 6 years ago
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆49Updated last year
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- Curated content for DNN approximation, acceleration ... with a focus on hardware accelerator and deployment☆27Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- research, experimentation and implementation of hardware-agnostic accelerated DL framework☆36Updated 2 weeks ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 4 months ago
- ☆33Updated 6 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆54Updated 3 months ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆27Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- ☆12Updated 2 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- ☆13Updated 4 years ago
- Approximate layers - TensorFlow extension☆27Updated 3 months ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆129Updated 4 months ago