ConstantPark / Nerual-Network-Acceleration-1
Neural Network Acceleration such as ASIC, FPGA, GPU, and PIM
☆51Updated 4 years ago
Alternatives and similar repositories for Nerual-Network-Acceleration-1:
Users that are interested in Nerual-Network-Acceleration-1 are comparing it to the libraries listed below
- Neural Network Acceleration using CPU/GPU, ASIC, FPGA☆60Updated 4 years ago
- ☆69Updated 4 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆92Updated 3 weeks ago
- ☆23Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- This is an implementation of YOLO using LSQ network quantization method.☆22Updated 2 years ago
- ☆19Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆23Updated 2 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆119Updated last year
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆26Updated 6 years ago
- Approximate layers - TensorFlow extension☆26Updated 8 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆54Updated 3 years ago
- [FPGA'21] CoDeNet is an efficient object detection model on PyTorch, with SOTA performance on VOC and COCO based on CenterNet and Co-Desi…☆25Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆60Updated 3 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 2 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆13Updated 2 years ago
- ☆12Updated 4 years ago
- ☆15Updated 3 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆19Updated 2 weeks ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆132Updated last month
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆47Updated this week
- An HLS based winograd systolic CNN accelerator☆49Updated 3 years ago
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 2 years ago
- A Toy-Purpose TPU Simulator☆10Updated 7 months ago
- ☆33Updated 2 weeks ago
- ☆31Updated 4 years ago
- A hardware implementation of a feed-forward Convolutional Neural Network called XNOR-Net which has faster execution due to the replacemen…☆18Updated 6 years ago
- ☆10Updated last month