ConstantPark / Nerual-Network-Acceleration-1Links
Neural Network Acceleration such as ASIC, FPGA, GPU, and PIM
☆53Updated 5 years ago
Alternatives and similar repositories for Nerual-Network-Acceleration-1
Users that are interested in Nerual-Network-Acceleration-1 are comparing it to the libraries listed below
Sorting:
- Neural Network Acceleration using CPU/GPU, ASIC, FPGA☆63Updated 5 years ago
- ☆71Updated 5 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 6 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- ☆19Updated 4 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- ☆16Updated 4 years ago
- ☆29Updated 6 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆57Updated last week
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆52Updated last year
- Eyeriss chip simulator☆36Updated 5 years ago
- ☆35Updated 5 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- ☆35Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆142Updated 5 years ago
- Approximate layers - TensorFlow extension☆26Updated 5 months ago
- Static Block Floating Point Quantization for CNN☆36Updated 4 years ago
- [FPGA'21] CoDeNet is an efficient object detection model on PyTorch, with SOTA performance on VOC and COCO based on CenterNet and Co-Desi…☆26Updated 2 years ago
- Training with Block Minifloat number representation☆16Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆93Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- Curated content for DNN approximation, acceleration ... with a focus on hardware accelerator and deployment☆27Updated last year
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 3 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆105Updated 6 months ago
- 2020 xilinx summer school☆18Updated 5 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- Digital Design Lab Spring 2019 Final Project