ConstantPark / Nerual-Network-Acceleration-1
Neural Network Acceleration such as ASIC, FPGA, GPU, and PIM
☆51Updated 4 years ago
Alternatives and similar repositories for Nerual-Network-Acceleration-1:
Users that are interested in Nerual-Network-Acceleration-1 are comparing it to the libraries listed below
- Neural Network Acceleration using CPU/GPU, ASIC, FPGA☆60Updated 4 years ago
- ☆70Updated 5 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated last month
- ☆19Updated 4 years ago
- This is an implementation of YOLO using LSQ network quantization method.☆23Updated 2 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated 11 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 6 years ago
- ☆23Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆123Updated last year
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- Approximate layers - TensorFlow extension☆27Updated 11 months ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆23Updated 2 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆20Updated last week
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- ☆12Updated 4 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆27Updated 6 years ago
- ☆35Updated 3 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆112Updated 3 weeks ago
- RTL implementation of Flex-DPE.☆98Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆71Updated 2 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆13Updated 2 years ago
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 2 years ago
- Digital Design Lab Spring 2019 Final Project☆11Updated 5 years ago
- ☆25Updated 11 months ago
- ☆15Updated 4 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆135Updated last month