ConstantPark / Nerual-Network-Acceleration-1
Neural Network Acceleration such as ASIC, FPGA, GPU, and PIM
☆52Updated 5 years ago
Alternatives and similar repositories for Nerual-Network-Acceleration-1:
Users that are interested in Nerual-Network-Acceleration-1 are comparing it to the libraries listed below
- Neural Network Acceleration using CPU/GPU, ASIC, FPGA☆61Updated 4 years ago
- ☆70Updated 5 years ago
- ☆19Updated 4 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 5 years ago
- ☆13Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 2 months ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- Approximate layers - TensorFlow extension☆27Updated 3 weeks ago
- This is an implementation of YOLO using LSQ network quantization method.☆23Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 6 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆118Updated 2 months ago
- ☆23Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆29Updated 6 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- [FPGA'21] CoDeNet is an efficient object detection model on PyTorch, with SOTA performance on VOC and COCO based on CenterNet and Co-Desi…☆25Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated 3 weeks ago
- ☆40Updated 5 years ago
- ☆34Updated 4 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆93Updated 3 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆129Updated last year
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆138Updated 5 years ago
- Simulator for BitFusion☆99Updated 4 years ago
- DAC System Design Contest 2020☆29Updated 4 years ago