Paper Collection of Deep Learning Hardware Accelerator
☆17Jun 2, 2019Updated 7 years ago
Alternatives and similar repositories for Deep-Learning-Hardware-Accelerator
Users that are interested in Deep-Learning-Hardware-Accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆19Aug 25, 2017Updated 9 years ago
- FPGA accelerator on GNU Radio and Zynq SoC☆16Feb 23, 2017Updated 9 years ago
- first-order deep learning accelerator model☆22Nov 27, 2017Updated 8 years ago
- Aiming at an AI Chip based on RISC-V and NVDLA.☆21Mar 8, 2018Updated 8 years ago
- ☆22Oct 15, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Real Time Implementation of Gunshot Detection System☆28Mar 29, 2022Updated 4 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Jun 3, 2019Updated 7 years ago
- Complete tutorial code.☆24Apr 29, 2024Updated 2 years ago
- 📓 A LaTeX template for writing thesis report for RUET☆12Jan 7, 2016Updated 10 years ago
- Compression of images with JPEG algorithm using python and Huffman codes.☆10Apr 12, 2020Updated 6 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- ☆19Dec 19, 2018Updated 7 years ago
- AI by AI☆11Oct 19, 2023Updated 2 years ago
- In this repo, the backpropagation algorithm in feedforward neural networks is implemented from scratch using C.☆15Jun 16, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Convolutional Neural Network (CNN) image classification of handwritten digits in Xilinx FPGA☆14Sep 12, 2019Updated 7 years ago
- the loss function in Aritcal ‘Focal Loss for Dense Object Detection‘’☆17Sep 20, 2017Updated 9 years ago
- VHDL example code☆18Feb 8, 2013Updated 13 years ago
- YOLOv1 tensorflow☆15Aug 21, 2017Updated 9 years ago
- Store the openwifi FPGA img (.xsa .ltx) and the related git info☆19Aug 6, 2025Updated last year
- ViennaSimulator, Matlab Simulator, Matlab2018, Initial Version☆13Oct 4, 2018Updated 7 years ago
- An Open-source Gufeng Melody and Chord Dataset☆15May 10, 2023Updated 3 years ago
- research, experimentation and implementation of hardware-agnostic accelerated DL framework☆41Aug 7, 2026Updated last month
- Hardware CD/CI and Development Containers 🚢☆11Jul 20, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆43Jun 14, 2018Updated 8 years ago
- Available when training a Neural Network, or an Autoencoder.☆24Dec 14, 2013Updated 12 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆233Dec 18, 2018Updated 7 years ago
- Typescript Development Kits for TuneFlow Plugins. More developer documents: http://help.tuneflow.com/zh/developer/☆16Apr 23, 2023Updated 3 years ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 8 years ago
- Final project for Computer Architecture FA16☆20Jan 5, 2017Updated 9 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- Verilog library for implementing neural networks.☆27Aug 19, 2014Updated 12 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Oct 2, 2019Updated 6 years ago
- A collectioin of Persona's☆15Jun 1, 2022Updated 4 years ago
- ☆27Feb 27, 2021Updated 5 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆51Jan 26, 2019Updated 7 years ago
- Hardfloat using chisel3☆16Sep 23, 2020Updated 6 years ago
- A fork of the main Verilator project for development work. The changes here are in preparation for committing back to the main project.☆18Nov 26, 2014Updated 11 years ago
- This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.☆10Jun 25, 2022Updated 4 years ago