Paper Collection of Deep Learning Hardware Accelerator
☆17Jun 2, 2019Updated 7 years ago
Alternatives and similar repositories for Deep-Learning-Hardware-Accelerator
Users that are interested in Deep-Learning-Hardware-Accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆19Aug 25, 2017Updated 8 years ago
- FPGA accelerator on GNU Radio and Zynq SoC☆16Feb 23, 2017Updated 9 years ago
- first-order deep learning accelerator model☆22Nov 27, 2017Updated 8 years ago
- Aiming at an AI Chip based on RISC-V and NVDLA.☆21Mar 8, 2018Updated 8 years ago
- ☆22Oct 15, 2018Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Jun 3, 2019Updated 7 years ago
- 📓 A LaTeX template for writing thesis report for RUET☆12Jan 7, 2016Updated 10 years ago
- This is the final project for the BP NN FPGA implementation☆11Jan 14, 2017Updated 9 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- In this repo, the backpropagation algorithm in feedforward neural networks is implemented from scratch using C.☆15Jun 16, 2021Updated 5 years ago
- Yolo V3 code to predict the bounding box and class☆30Dec 11, 2019Updated 6 years ago
- ☆19Dec 19, 2018Updated 7 years ago
- AI by AI☆11Oct 19, 2023Updated 2 years ago
- Convolutional Neural Network (CNN) image classification of handwritten digits in Xilinx FPGA☆14Sep 12, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- the loss function in Aritcal ‘Focal Loss for Dense Object Detection‘’☆17Sep 20, 2017Updated 8 years ago
- YOLOv1 tensorflow☆15Aug 21, 2017Updated 8 years ago
- ☆22Dec 26, 2016Updated 9 years ago
- Store the openwifi FPGA img (.xsa .ltx) and the related git info☆18Aug 6, 2025Updated last year
- ViennaSimulator, Matlab Simulator, Matlab2018, Initial Version☆13Oct 4, 2018Updated 7 years ago
- Python3 Implementation of a Multi-Delay Coupled Reservoir, with a Demonstration on a NARMA10 Dataset.☆10Feb 24, 2018Updated 8 years ago
- research, experimentation and implementation of hardware-agnostic accelerated DL framework☆41Aug 7, 2026Updated last week
- Hardware CD/CI and Development Containers 🚢☆11Jul 20, 2022Updated 4 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆43Jun 14, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Available when training a Neural Network, or an Autoencoder.☆24Dec 14, 2013Updated 12 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- Official code for the paper: "A Closer Look at Self-training for Zero-Label Semantic Segmentation" https://arxiv.org/abs/2104.11692☆25Aug 22, 2021Updated 4 years ago
- Sifive All Aboard 系列文章翻译☆11Nov 26, 2021Updated 4 years ago
- Cliff walking reinforcement learning example, with a variety of RL algorithms☆15Dec 5, 2023Updated 2 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆232Dec 18, 2018Updated 7 years ago
- Typescript Development Kits for TuneFlow Plugins. More developer documents: http://help.tuneflow.com/zh/developer/☆16Apr 23, 2023Updated 3 years ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 7 years ago
- Final project for Computer Architecture FA16☆20Jan 5, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog library for implementing neural networks.☆27Aug 19, 2014Updated 11 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Oct 2, 2019Updated 6 years ago
- A collectioin of Persona's☆15Jun 1, 2022Updated 4 years ago
- ☆27Feb 27, 2021Updated 5 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆51Jan 26, 2019Updated 7 years ago
- Hardfloat using chisel3☆16Sep 23, 2020Updated 5 years ago
- A fork of the main Verilator project for development work. The changes here are in preparation for committing back to the main project.☆18Nov 26, 2014Updated 11 years ago