Zhu-Zhenhua / MNSIM_PythonLinks
MNSIM_Python_v1.0. The former circuits-level version link: https://github.com/Zhu-Zhenhua/MNSIM_V1.1
☆34Updated last year
Alternatives and similar repositories for MNSIM_Python
Users that are interested in MNSIM_Python are comparing it to the libraries listed below
Sorting:
- Simulator for BitFusion☆101Updated 5 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 6 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆52Updated 4 years ago
- ☆41Updated last year
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆41Updated 5 years ago
- ☆35Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆44Updated 5 years ago
- ☆71Updated 5 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆22Updated 4 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆32Updated 6 years ago
- RTL implementation of Flex-DPE.☆110Updated 5 years ago
- ☆33Updated 4 years ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆175Updated 9 months ago
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆42Updated 4 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆148Updated 3 months ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆11Updated 2 years ago
- pytorch fixed point training tool/framework☆34Updated 4 years ago
- ☆16Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- A Fast DNN Accelerator Design Space Exploration Framework.☆46Updated 3 years ago
- ☆16Updated 2 years ago
- ☆28Updated 5 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆66Updated 2 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆35Updated 3 years ago
- DAC System Design Contest 2020☆29Updated 5 years ago
- ☆72Updated 2 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆17Updated 4 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago