Zhu-Zhenhua / MNSIM_PythonLinks
MNSIM_Python_v1.0. The former circuits-level version link: https://github.com/Zhu-Zhenhua/MNSIM_V1.1
☆35Updated last year
Alternatives and similar repositories for MNSIM_Python
Users that are interested in MNSIM_Python are comparing it to the libraries listed below
Sorting:
- Simulator for BitFusion☆102Updated 5 years ago
- ☆35Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆95Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆45Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆41Updated 6 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 6 years ago
- ☆42Updated last year
- pytorch fixed point training tool/framework☆34Updated 5 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆12Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆22Updated 4 years ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆187Updated last year
- ☆71Updated 5 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆42Updated 4 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆68Updated 2 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆152Updated 6 months ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆36Updated 4 months ago
- bitfusion verilog implementation☆12Updated 3 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33Updated 6 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆35Updated 3 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆17Updated 4 years ago
- ☆31Updated 8 months ago
- some docs for rookies in nics-efc☆22Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago
- A simulator for RRAM-based neural processor engine.☆33Updated 7 years ago
- ☆32Updated 4 years ago
- Approximate layers - TensorFlow extension☆26Updated 8 months ago
- ☆75Updated this week