Zhu-Zhenhua / MNSIM_PythonLinks
MNSIM_Python_v1.0. The former circuits-level version link: https://github.com/Zhu-Zhenhua/MNSIM_V1.1
☆34Updated last year
Alternatives and similar repositories for MNSIM_Python
Users that are interested in MNSIM_Python are comparing it to the libraries listed below
Sorting:
- Simulator for BitFusion☆100Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆52Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆40Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆43Updated 5 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 6 years ago
- ☆35Updated 5 years ago
- ☆41Updated last year
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆170Updated 8 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆22Updated 4 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆147Updated 2 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆65Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- RTL implementation of Flex-DPE.☆108Updated 5 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 3 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆11Updated last year
- ☆71Updated 5 years ago
- A simulator for RRAM-based neural processor engine.☆33Updated 7 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆32Updated 6 years ago
- ☆18Updated 2 years ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆34Updated 6 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated last year
- ☆33Updated 3 years ago
- ☆16Updated 2 years ago
- pytorch fixed point training tool/framework☆34Updated 4 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆28Updated 5 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆17Updated 3 years ago
- ☆28Updated 4 months ago