Zhu-Zhenhua / MNSIM_Python
MNSIM_Python_v1.0. The former circuits-level version link: https://github.com/Zhu-Zhenhua/MNSIM_V1.1
☆34Updated last year
Alternatives and similar repositories for MNSIM_Python:
Users that are interested in MNSIM_Python are comparing it to the libraries listed below
- Simulator for BitFusion☆97Updated 4 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆42Updated 4 years ago
- ☆39Updated 9 months ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆38Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆48Updated 3 years ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆161Updated 4 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆21Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆91Updated 3 years ago
- ☆70Updated 5 years ago
- MNSIM version 1.1. We have uploaded a high-level modeling tool and please use this version: https://github.com/Zhu-Zhenhua/MNSIM_Python☆12Updated 5 years ago
- ☆33Updated 4 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆62Updated last year
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 2 years ago
- RTL implementation of Flex-DPE.☆99Updated 5 years ago
- A simulator for RRAM-based neural processor engine.☆32Updated 7 years ago
- HW accelerator mapping optimization framework for in-memory computing☆22Updated 2 months ago
- Eyeriss chip simulator☆36Updated 5 years ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆11Updated last year
- ☆33Updated 3 years ago
- ☆54Updated last week
- ☆25Updated 11 months ago
- pytorch fixed point training tool/framework☆34Updated 4 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆136Updated last month
- ☆71Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆72Updated 3 years ago
- some docs for rookies in nics-efc☆21Updated 3 years ago
- ☆18Updated 2 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆29Updated 10 months ago