dcblack / SCFTGU_BOOK
Archives of SystemC from The Ground Up Book Exercises
☆30Updated 2 years ago
Alternatives and similar repositories for SCFTGU_BOOK:
Users that are interested in SCFTGU_BOOK are comparing it to the libraries listed below
- HLS for Networks-on-Chip☆33Updated 4 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆56Updated last month
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last month
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- Embecosm Software Package 1: Example SystemC loosely timed TLM 2.0 models☆16Updated 11 years ago
- Platform Level Interrupt Controller☆37Updated 10 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- A repository for SystemC Learning examples☆67Updated 2 years ago
- SystemC training aimed at TLM.☆27Updated 4 years ago
- Hamming ECC Encoder and Decoder to protect memories☆31Updated last month
- ☆26Updated 5 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆103Updated last week
- Network on Chip for MPSoC☆26Updated last week
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆38Updated 2 years ago
- PCI Express controller model☆51Updated 2 years ago
- Example code for Modern SystemC using Modern C++☆61Updated 2 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆43Updated last month
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆31Updated 3 weeks ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆17Updated 6 years ago
- ☆53Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated 10 months ago
- Contains commonly used UVM components (agents, environments and tests).☆28Updated 6 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆33Updated last year
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆24Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago