dcblack / SCFTGU_BOOKLinks
Archives of SystemC from The Ground Up Book Exercises
☆33Updated 2 years ago
Alternatives and similar repositories for SCFTGU_BOOK
Users that are interested in SCFTGU_BOOK are comparing it to the libraries listed below
Sorting:
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- A repository for SystemC Learning examples☆71Updated 2 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last month
- ☆67Updated 4 years ago
- PCI Express controller model☆67Updated 3 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆119Updated this week
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- Example code for Modern SystemC using Modern C++☆66Updated 2 years ago
- Platform Level Interrupt Controller☆43Updated last year
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆27Updated 2 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆91Updated last month
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- SoCRocket - Core Repository☆38Updated 8 years ago
- SystemC training aimed at TLM.☆32Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- ☆29Updated 5 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 6 years ago
- QEMU libsystemctlm-soc co-simulation demos.☆155Updated 4 months ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆18Updated 7 years ago
- ☆30Updated 3 weeks ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week