RoaLogic / ahb3lite_memoryLinks
Multi-Technology RAM with AHB3Lite interface
☆23Updated last year
Alternatives and similar repositories for ahb3lite_memory
Users that are interested in ahb3lite_memory are comparing it to the libraries listed below
Sorting:
- Platform Level Interrupt Controller☆41Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆83Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- TCP/IP controlled VPI JTAG Interface.☆66Updated 6 months ago
- A simple DDR3 memory controller☆57Updated 2 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- RISC-V compliant Timer IP☆12Updated last year
- Ethernet MAC 10/100 Mbps☆83Updated 5 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- UART -> AXI Bridge☆61Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- I2C controller core☆47Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- AHB3-Lite Interconnect☆89Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆44Updated last year
- Mathematical Functions in Verilog☆93Updated 4 years ago
- Yet Another RISC-V Implementation☆94Updated 9 months ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- USB 2.0 Device IP Core☆68Updated 7 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆72Updated 2 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 4 years ago
- Verilog digital signal processing components☆143Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- ☆26Updated 4 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago