RoaLogic / ahb3lite_memoryLinks
Multi-Technology RAM with AHB3Lite interface
☆23Updated last year
Alternatives and similar repositories for ahb3lite_memory
Users that are interested in ahb3lite_memory are comparing it to the libraries listed below
Sorting:
- Platform Level Interrupt Controller☆40Updated last year
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- RISC-V compliant Timer IP☆12Updated last year
- General Purpose AXI Direct Memory Access☆50Updated last year
- ☆21Updated 5 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆43Updated last year
- A simple DDR3 memory controller☆55Updated 2 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- A Verilog implementation of a processor cache.☆25Updated 7 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 4 months ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago