CAN Protocol Controller
☆41Jul 17, 2014Updated 11 years ago
Alternatives and similar repositories for can
Users that are interested in can are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SpaceWire☆14Jul 17, 2014Updated 11 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- I2C controller core☆51Jan 1, 2023Updated 3 years ago
- UART 16550 core☆40Jul 17, 2014Updated 11 years ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 11 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Y80e - Z80/Z180 compatible processor extended by eZ80 instructions☆21Jul 17, 2014Updated 11 years ago
- Repo is used to store Doxygen documentation for BM drivers☆22Nov 26, 2025Updated 5 months ago
- VLSI placement and routing tool☆17Dec 20, 2025Updated 4 months ago
- Amber ARM-compatible core☆17Jul 17, 2014Updated 11 years ago
- AD9363 + XC6SLX9 board☆12Apr 23, 2019Updated 7 years ago
- few python scripts to clone all IP cores from opencores.org☆27Jan 8, 2024Updated 2 years ago
- RISC-V by VectorBlox☆11Jul 19, 2017Updated 8 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- A Verilog parser for Haskell.☆36Jul 6, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- A Verilog implementation of a processor cache.☆39Dec 29, 2017Updated 8 years ago
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 7 years ago
- Modulation and Arbitrary Waveform Generator☆20Feb 16, 2021Updated 5 years ago
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- RISC-V by VectorBlox☆18Dec 14, 2015Updated 10 years ago
- SixtySecondsCV☆15Jul 23, 2020Updated 5 years ago
- PID controller☆25Jul 17, 2014Updated 11 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆15Dec 1, 2023Updated 2 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆35Oct 12, 2025Updated 6 months ago
- Gaussian noise generator Verilog IP core☆34May 22, 2023Updated 2 years ago
- RTOS for embedded systems☆14Sep 19, 2024Updated last year
- ☆38Jul 11, 2022Updated 3 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆34Aug 27, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ARM-CPU implemented verilog☆29Jan 13, 2024Updated 2 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆40Jun 29, 2022Updated 3 years ago
- ☆10Mar 26, 2026Updated last month