CAN Protocol Controller
☆41Jul 17, 2014Updated 11 years ago
Alternatives and similar repositories for can
Users that are interested in can are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog CAN controller that is compatible to the SJA 1000.☆16Apr 17, 2021Updated 4 years ago
- SpaceWire☆14Jul 17, 2014Updated 11 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Simulation of BLDC control algorithms☆11Jan 4, 2022Updated 4 years ago
- I2C controller core☆49Jan 1, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- UART 16550 core☆39Jul 17, 2014Updated 11 years ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 11 years ago
- Y80e - Z80/Z180 compatible processor extended by eZ80 instructions☆21Jul 17, 2014Updated 11 years ago
- SPI core☆12Jul 17, 2014Updated 11 years ago
- Amber ARM-compatible core☆16Jul 17, 2014Updated 11 years ago
- VHDL plugin for RgGen☆15Jan 7, 2026Updated 2 months ago
- AD9363 + XC6SLX9 board☆12Apr 23, 2019Updated 6 years ago
- few python scripts to clone all IP cores from opencores.org☆26Jan 8, 2024Updated 2 years ago
- RISC-V by VectorBlox☆11Jul 19, 2017Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A lightweight Controller Area Network (CAN) controller in VHDL☆31Oct 30, 2024Updated last year
- A Verilog parser for Haskell.☆36Jul 6, 2021Updated 4 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- A Verilog implementation of a processor cache.☆37Dec 29, 2017Updated 8 years ago
- Modulation and Arbitrary Waveform Generator☆19Feb 16, 2021Updated 5 years ago
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- PID controller☆25Jul 17, 2014Updated 11 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- Gaussian noise generator Verilog IP core☆33May 22, 2023Updated 2 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆33Oct 12, 2025Updated 5 months ago
- RTOS for embedded systems☆14Sep 19, 2024Updated last year
- ☆38Jul 11, 2022Updated 3 years ago
- 补充了一些Visualglm缺少的文件，可以对Visualglm进行训练，实例中是对人脸做了面相的识别☆13Jun 7, 2023Updated 2 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆14Sep 28, 2022Updated 3 years ago
- Qt QML source code for Raspberry Motorized Cam project☆22Jan 10, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- ☆12Nov 11, 2015Updated 10 years ago
- ARM-CPU implemented verilog☆29Jan 13, 2024Updated 2 years ago
- Electric motor, commutation playground for three phase PMSM / BLDC motor☆29Jun 14, 2022Updated 3 years ago
- ☆14Feb 24, 2025Updated last year
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago