Alternatives and similar repositories for can

Users that are interested in can are comparing it to the libraries listed below

• dpiegdon / verilog-can

  View on GitHub
  Verilog CAN controller that is compatible to the SJA 1000.
  ☆16Apr 17, 2021Updated 4 years ago
• freecores / spacewire

  View on GitHub
  SpaceWire
  ☆14Jul 17, 2014Updated 11 years ago
• ultraembedded / altor32

  View on GitHub
  AltOr32 - Alternative Lightweight OpenRisc CPU
  ☆13Dec 17, 2015Updated 10 years ago
• gabriel-tenma-white / sdr4

  View on GitHub
  AD9363 + XC6SLX9 board
  ☆12Apr 23, 2019Updated 6 years ago
• Coloquinte / PlaceRoute

  View on GitHub
  VLSI placement and routing tool
  ☆15Dec 20, 2025Updated last month
• freecores / simple_spi

  View on GitHub
  SPI core
  ☆12Jul 17, 2014Updated 11 years ago
• freecores / pipelined_fft_64

  View on GitHub
  Pipelined FFT/IFFT 64 points processor
  ☆11Jul 17, 2014Updated 11 years ago
• freecores / wdsp

  View on GitHub
  DSP WishBone Compatible Cores
  ☆14Jul 17, 2014Updated 11 years ago
• rggen / rggen-vhdl

  View on GitHub
  VHDL plugin for RgGen
  ☆15Jan 7, 2026Updated last month
• freecores / uart16550

  View on GitHub
  UART 16550 core
  ☆38Jul 17, 2014Updated 11 years ago
• freecores / y80e

  View on GitHub
  Y80e - Z80/Z180 compatible processor extended by eZ80 instructions
  ☆21Jul 17, 2014Updated 11 years ago
• vigasan / MotorizedCam

  View on GitHub
  Qt QML source code for Raspberry Motorized Cam project
  ☆21Jan 10, 2021Updated 5 years ago
• Xilinx / embeddedsw.github.io

  View on GitHub
  Repo is used to store Doxygen documentation for BM drivers
  ☆22Nov 26, 2025Updated 2 months ago
• freecores / amber

  View on GitHub
  Amber ARM-compatible core
  ☆16Jul 17, 2014Updated 11 years ago
• freecores / freecores.github.io

  View on GitHub
  Freecores website
  ☆19Dec 22, 2016Updated 9 years ago
• rossmacarthur / mawg

  View on GitHub
  Modulation and Arbitrary Waveform Generator
  ☆19Feb 16, 2021Updated 4 years ago
• freecores / i2c

  View on GitHub
  I2C controller core
  ☆49Jan 1, 2023Updated 3 years ago
• fabriziotappero / opencores-scraper

  View on GitHub
  few python scripts to clone all IP cores from opencores.org
  ☆26Jan 8, 2024Updated 2 years ago
• freecores / pid_controller

  View on GitHub
  PID controller
  ☆25Jul 17, 2014Updated 11 years ago
• pineapple-one / hardware-eagle

  View on GitHub
  Hardware design files in Autodesk Eagle
  ☆24May 21, 2021Updated 4 years ago
• sammy17 / vivado_hls_tutorial

  View on GitHub
  Source code of basic Xilinx Vivado HLS image processing tutorial using HLS openCV functions
  ☆26Jul 7, 2018Updated 7 years ago
• lky9620 / Ta-Yo

  View on GitHub
  Self-driving Model Car with RPi
  ☆10Nov 27, 2020Updated 5 years ago
• Intuity / nexus

  View on GitHub
  Open source RTL simulation acceleration on commodity hardware
  ☆34Apr 13, 2023Updated 2 years ago
• XUANTIE-RV / tvm

  View on GitHub
  TVM for chips base on Xuantie CPU, an open deep learning compiler stack.
  ☆30Updated this week
• bieganski / mtkcpu

  View on GitHub
  RISC-V CPU implementation in Amaranth HDL (aka nMigen)
  ☆33Aug 27, 2024Updated last year
• liuguangxi / gng

  View on GitHub
  Gaussian noise generator Verilog IP core
  ☆32May 22, 2023Updated 2 years ago
• RGill-1 / Bluetooth-Science-Sensors

  View on GitHub
  Using microcontrollers to create Bluetooth sensors for the science classroom
  ☆12May 8, 2025Updated 9 months ago
• freecores / pipelined_fft_256

  View on GitHub
  Pipelined FFT/IFFT 256 points processor
  ☆10Jul 17, 2014Updated 11 years ago
• gamozolabs / riscv

  View on GitHub
  A div-less, mul-less, atomic-less `rv64i` compiler toolchain using purely clang, musl, and compiler-rt
  ☆30Feb 21, 2020Updated 5 years ago
• navidadelpour / ARM-CPU

  View on GitHub
  ARM-CPU implemented verilog
  ☆29Jan 13, 2024Updated 2 years ago
• zebmehring / Processor-Cache

  View on GitHub
  A Verilog implementation of a processor cache.
  ☆36Dec 29, 2017Updated 8 years ago
• AbdullahAnsarii / BandPassFilter

  View on GitHub
  FIR band-pass filter using Verilog HDL.
  ☆12Sep 6, 2020Updated 5 years ago
• jordanbray / chess_perft

  View on GitHub
  Test the chess rust library provided by jordanbray/chess
  ☆12Apr 8, 2025Updated 10 months ago
• freecores / ethernet_tri_mode

  View on GitHub
  10_100_1000 Mbps tri-mode ethernet MAC
  ☆10Jul 17, 2014Updated 11 years ago
• Rishikesh973 / DTMF-Receiver-Logic-Synthesis-and-Physical-Design-

  View on GitHub
  DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node
  ☆14Dec 1, 2023Updated 2 years ago
• AI-Vector-Accelerator / ava-core

  View on GitHub
  A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)
  ☆35Jan 19, 2021Updated 5 years ago
• efabless / sky130_sram_macros_old

  View on GitHub
  ☆38Jul 11, 2022Updated 3 years ago
• riscvarchive / riscv-zfinx

  View on GitHub
  ☆12Feb 15, 2024Updated last year
• alex-frolov / dsp-adau1452

  View on GitHub
  it uses adau1452 as DSP. Examples of working projects.
  ☆13Oct 6, 2020Updated 5 years ago