tishi43/h264_decoder external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

tishi43/h264_decoder

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/tishi43/h264_decoder)

Close

tishi43 / h264_decoderView on GitHubMore

• External links
• Readme badge

☆25Mar 19, 2021Updated 5 years ago

Alternatives and similar repositories for h264_decoder

Users that are interested in h264_decoder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• tishi43 / h265_decoder

  View on GitHub
  H265 decoder write in verilog, verified on Xilinx ZYNQ7035
  ☆88Sep 2, 2021Updated 5 years ago
• freecores / nova

  View on GitHub
  H.264/AVC Baseline Decoder
  ☆16Jul 17, 2014Updated 12 years ago
• tishi43 / h265_c_reference

  View on GitHub
  ☆13May 13, 2021Updated 5 years ago
• yuhao127jl / ofdm_ieee80211a

  View on GitHub
  OFDM baseband processing systerm based on IEEE 802.11a
  ☆13Aug 3, 2020Updated 6 years ago
• adsc-hls / synthesizable_h264

  View on GitHub
  A Synthesizable implementation of H.264 Video Decoding
  ☆41Mar 2, 2016Updated 10 years ago
• End-to-end encrypted email - Proton Mail • Ad
  Special offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
• fpgasystems / fpga-hyperloglog

  View on GitHub
  FPGA-based HyperLogLog Accelerator
  ☆12Jul 13, 2020Updated 6 years ago
• makaimann / ride-core-demo

  View on GitHub
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆11May 24, 2019Updated 7 years ago
• kunpengcompute / KAEzip

  View on GitHub
  A high-performance hardware accelerator for compression/decompression algorithm library of zlib based on kunpeng processor
  ☆17May 19, 2021Updated 5 years ago
• upscale-project / generic-sqed-demo

  View on GitHub
  ☆15Feb 6, 2021Updated 5 years ago
• yuzeng2333 / autoGenILA

  View on GitHub
  Automatic generation of architecture-level models for hardware from its RTL design.
  ☆17Apr 12, 2023Updated 3 years ago
• nelsoncsc / FFT

  View on GitHub
  Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm
  ☆17Mar 3, 2018Updated 8 years ago
• freecores / reed_solomon_decoder

  View on GitHub
  Reed Solomon Decoder (204,188)
  ☆12Jul 17, 2014Updated 12 years ago
• bohanw / jpeg_comp_verilog

  View on GitHub
  JPEG Compression RTL implementation
  ☆11Aug 19, 2017Updated 9 years ago
• microideax / T-DLA

  View on GitHub
  ☆20Dec 3, 2019Updated 6 years ago
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• doctor3w / HLS-Cryptography-Accelerator

  View on GitHub
  A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer
  ☆19Dec 11, 2018Updated 7 years ago
• opencad-abu / dskill-glibc2.17

  View on GitHub
  dskill — SKILL Decompiler on RHEL7/CentOS7 (glibc 2.17). Binary-only release.
  ☆18May 12, 2026Updated 5 months ago
• esynr3z / usb20dev

  View on GitHub
  USB 2.0 FS Device controller IP core written in SystemVerilog
  ☆41Dec 2, 2018Updated 7 years ago
• sjaeckel / axi-bfm

  View on GitHub
  git clone of http://code.google.com/p/axi-bfm/
  ☆18May 21, 2013Updated 13 years ago
• racosa / cnn-accelerator

  View on GitHub
  A Convolutional Neural Network (CNN) hardware accelerator for image recognition
  ☆16Jul 14, 2019Updated 7 years ago
• codyps / wimax_ofdm

  View on GitHub
  Partial Verilog implimentation of a WiMAX OFDM Phy
  ☆19May 28, 2012Updated 14 years ago
• ziruizhu / ofdm

  View on GitHub
  Toy OFDM Communication System with FPGA
  ☆12Dec 13, 2021Updated 4 years ago
• SNU-DBXLab-papers / SmartSSD

  View on GitHub
  ☆10Feb 22, 2023Updated 3 years ago
• RTSYork / unvme-zynq

  View on GitHub
  User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)
  ☆11Sep 26, 2018Updated 8 years ago
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• open-dv / dma_axi

  View on GitHub
  ☆16Apr 21, 2019Updated 7 years ago
• Inference-and-Optimization / High-Level-Synthesis-Study-Notes

  View on GitHub
  Vivado HLS study notes, courses, documents.
  ☆13Dec 7, 2019Updated 6 years ago
• zhoukejun / linux-4.14.xxx-phytium-soc-ft2000plus

  View on GitHub
  linux-4.14.xxx for Phytium soc family, the ft2000plus chipset
  ☆11Oct 20, 2019Updated 6 years ago
• forever-gk / AHB-SystemVerilog

  View on GitHub
  ☆18Apr 5, 2015Updated 11 years ago
• ved-rivos / iommu-rtl

  View on GitHub
  RISC-V IOMMU in verilog
  ☆22Jun 18, 2022Updated 4 years ago
• z11i / pysat

  View on GitHub
  Simple SAT solver with CDCL implemented in Python
  ☆19Jan 5, 2023Updated 3 years ago
• HelTecAutomation / lorasdk

  View on GitHub
  Scripts and files for LoRa gateway produced by Heltec automation(TM)
  ☆12May 22, 2021Updated 5 years ago
• nelsoncsc / easyUVM

  View on GitHub
  A simple UVM example with DPI
  ☆48Sep 1, 2026Updated last month
• loghall / axi_cache

  View on GitHub
  verification of simple axi-based cache
  ☆19May 14, 2019Updated 7 years ago
• Wordpress hosting with auto-scaling - Free Trial Offer • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• lichong2005 / influxdb-cluster

  View on GitHub
  influxdb-cluster是基于influxdb1.7.x版本以及分布式Raft协议开发的分布式时序数据库
  ☆15Feb 8, 2020Updated 6 years ago
• Nitcloud / Image_sim

  View on GitHub
  基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）
  ☆53Apr 23, 2020Updated 6 years ago
• scarv / scarv-cpu

  View on GitHub
  SCARV: a side-channel hardened RISC-V platform
  ☆28Jan 11, 2023Updated 3 years ago
• sportsball-ai / av-rs

  View on GitHub
  Rust AV crates
  ☆17Oct 17, 2025Updated 11 months ago
• davidkebo / verilog-parser

  View on GitHub
  A verilog parser
  ☆19Apr 12, 2024Updated 2 years ago
• Intel-BMC / nvme-mi

  View on GitHub
  ☆10Jun 12, 2023Updated 3 years ago
• Aperture-Electronic / Realtime-Bicubic-16X-SuperResolution-IP

  View on GitHub
  APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS
  ☆31Mar 9, 2023Updated 3 years ago