☆25Mar 19, 2021Updated 5 years ago
Alternatives and similar repositories for h264_decoder
Users that are interested in h264_decoder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- H265 decoder write in verilog, verified on Xilinx ZYNQ7035☆84Sep 2, 2021Updated 4 years ago
- implementation of opencv sgbm(disparity map extract) on FPGA☆12Oct 27, 2021Updated 4 years ago
- H264视频解码verilog实现☆89Aug 11, 2017Updated 8 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 11 years ago
- ☆14May 13, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- OFDM baseband processing systerm based on IEEE 802.11a☆13Aug 3, 2020Updated 5 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆27Apr 24, 2019Updated 7 years ago
- A Synthesizable implementation of H.264 Video Decoding☆37Mar 2, 2016Updated 10 years ago
- FPGA-based HyperLogLog Accelerator☆12Jul 13, 2020Updated 5 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 8 years ago
- A high-performance hardware accelerator for compression/decompression algorithm library of zlib based on kunpeng processor☆17May 19, 2021Updated 5 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆11May 24, 2019Updated 7 years ago
- ☆15Feb 6, 2021Updated 5 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆16Apr 12, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- kintex7 ov13850 fpga mipi camera☆21Dec 2, 2025Updated 5 months ago
- Reed Solomon Decoder (204,188)☆13Jul 17, 2014Updated 11 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- ☆19Dec 3, 2019Updated 6 years ago
- A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer☆18Dec 11, 2018Updated 7 years ago
- practice configure AHB-Lite bus protocol☆20Mar 11, 2019Updated 7 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆41Dec 2, 2018Updated 7 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆15Jul 14, 2019Updated 6 years ago
- git clone of http://code.google.com/p/axi-bfm/☆18May 21, 2013Updated 13 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Toy OFDM Communication System with FPGA☆12Dec 13, 2021Updated 4 years ago
- ☆10Feb 22, 2023Updated 3 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Vivado HLS study notes, courses, documents.☆12Dec 7, 2019Updated 6 years ago
- ☆18Apr 5, 2015Updated 11 years ago
- linux-4.14.xxx for Phytium soc family, the ft2000plus chipset☆11Oct 20, 2019Updated 6 years ago
- ☆16Apr 21, 2019Updated 7 years ago
- Simple SAT solver with CDCL implemented in Python☆19Jan 5, 2023Updated 3 years ago
- Scripts and files for LoRa gateway produced by Heltec automation(TM)☆12May 22, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- A verilog parser☆19Apr 12, 2024Updated 2 years ago
- Mirror of the OpenFabrics NVMe Windows driver repository☆18Jul 11, 2017Updated 8 years ago
- Eagle design files of a two layer PCB for the ALTERA EP3C5E144 FPGA, including a FTDI USB2.0 controller, 2x 80 MSPS ADC, GPIO, JTAG, conf…☆13Apr 1, 2015Updated 11 years ago
- A simple UVM example with DPI☆47Aug 7, 2017Updated 8 years ago
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- The official NaplesPU hardware code repository☆24Jul 27, 2019Updated 6 years ago