SERDES-based TDC core for Spartan-6
☆19Aug 2, 2012Updated 14 years ago
Alternatives and similar repositories for serdes-tdc
Users that are interested in serdes-tdc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of tappped delay line TDC on FPGA☆16Dec 28, 2022Updated 3 years ago
- Verilog implementation of a tapped delay line TDC☆51Sep 27, 2018Updated 8 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆75Feb 1, 2015Updated 11 years ago
- Time to Digital Converter on an FPGA☆18Oct 8, 2020Updated 6 years ago
- ☆13Aug 25, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FPGA based 30ps RMS TDCs☆99Mar 18, 2018Updated 8 years ago
- "PLI-TDC: Super Fine Delay-Time Based Physical-Layer Identification with Time-to-Digital Converter for In-Vehicle Networks" ACM ASIACCS 2…☆15Aug 27, 2026Updated last month
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆16Dec 19, 2017Updated 8 years ago
- a MIPS-based embedded system on FPGA☆10Mar 10, 2017Updated 9 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- Project: Precise Measure of time delays in FPGA☆33Aug 3, 2017Updated 9 years ago
- Arduino library for the Texas Instruments TDC7200 Time-to-Digital Converter for Time-of-Flight Applications in LIDAR, Magnetostrictive an…☆20Mar 10, 2018Updated 8 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 14 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆79Sep 14, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- OpenGL-like graphics pipeline on a Xilinx FPGA☆35Dec 14, 2010Updated 15 years ago
- Design and Verification of a Complete Application Specific Integrated Circuit☆12Nov 21, 2016Updated 9 years ago
- A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org]☆11Oct 19, 2014Updated 11 years ago
- This code provides an easy way to simulate TCSPC image data which includes effect of the IRF, background after-pulsing and laser repetiti…☆11Apr 21, 2022Updated 4 years ago
- ☆10May 3, 2022Updated 4 years ago
- 4 channel 1GS/s DDS (AD9910 or AD9912 variant)☆20Jul 7, 2025Updated last year
- How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY☆10Feb 6, 2020Updated 6 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆77Jun 16, 2022Updated 4 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- include hdlc (miao), 422 grapher, 1553b☆21Oct 10, 2019Updated 7 years ago
- Port of Amber ARM Core project to Marsohod2 platform☆13Dec 4, 2019Updated 6 years ago
- Arduino library for the Texas Instruments TDC1000 Ultrasonic Sensing Analog Front End for Level and Concentration Sensing☆14Mar 10, 2018Updated 8 years ago
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆15Sep 21, 2026Updated 3 weeks ago
- RFID tag and tester in Verilog☆41Apr 4, 2013Updated 13 years ago
- Time-correlated single photon counting (TCSPC) data analysis☆12Sep 23, 2026Updated 3 weeks ago
- FPGA development platform for high-performance RF and digital design☆32Dec 3, 2015Updated 10 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 10 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆50May 20, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Network Tap based on the ZedBoard and Ethernet FMC☆16Updated this week
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆17Jan 10, 2018Updated 8 years ago
- ☆13Feb 8, 2021Updated 5 years ago
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Dec 14, 2020Updated 5 years ago
- FPGA video scaler running on Intel Arria 10☆12May 28, 2019Updated 7 years ago
- Binary to ROOT Tree Converter.☆11Nov 29, 2018Updated 7 years ago