sbourdeauducq / serdes-tdcLinks
SERDES-based TDC core for Spartan-6
☆18Updated 12 years ago
Alternatives and similar repositories for serdes-tdc
Users that are interested in serdes-tdc are comparing it to the libraries listed below
Sorting:
- JESD204b modules in VHDL☆30Updated 6 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Various utilities for working with FPGAs☆13Updated 9 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 months ago
- ☆18Updated last year
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- Time to Digital Converter on an FPGA☆14Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Project: Precise Measure of time delays in FPGA☆30Updated 7 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆60Updated 10 years ago
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 6 years ago
- HDL and C source for WAVE Zynq Ultrascale+ SoC☆18Updated 3 years ago
- JESD204 Eye Scan Visualization Utility☆14Updated 3 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- Open FPGA Modules☆23Updated 7 months ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago