sbourdeauducq / serdes-tdcLinks
SERDES-based TDC core for Spartan-6
☆18Updated 13 years ago
Alternatives and similar repositories for serdes-tdc
Users that are interested in serdes-tdc are comparing it to the libraries listed below
Sorting:
- JESD204b modules in VHDL☆30Updated 6 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆29Updated 2 years ago
- SDRAM controller for MIPSfpga+ system☆24Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated 2 weeks ago
- Various utilities for working with FPGAs☆13Updated 9 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 8 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆40Updated last month
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆28Updated last week
- Verilog wishbone components☆119Updated last year
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆24Updated last year
- UART -> AXI Bridge☆63Updated 4 years ago
- ☆86Updated 8 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 11 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- ☆26Updated 2 years ago
- Verilog FT245 to AXI stream interface☆29Updated 7 years ago
- HDL and C source for WAVE Zynq Ultrascale+ SoC☆18Updated 3 years ago
- UART 16550 core☆37Updated 11 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 5 years ago