sbourdeauducq / serdes-tdc
SERDES-based TDC core for Spartan-6
☆18Updated 12 years ago
Alternatives and similar repositories for serdes-tdc:
Users that are interested in serdes-tdc are comparing it to the libraries listed below
- JESD204b modules in VHDL☆29Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- IP Cores that can be used within Vivado☆25Updated 3 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆33Updated 10 months ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆32Updated 3 years ago
- MIPI CSI-2 RX☆31Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- Various utilities for working with FPGAs☆11Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆78Updated 5 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆15Updated 5 years ago
- Extensible FPGA control platform☆59Updated last year
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 4 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 2 weeks ago
- Open FPGA Modules☆23Updated 5 months ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆13Updated 2 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Verilog SPI master and slave☆50Updated 9 years ago
- UART models for cocotb☆26Updated 2 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆53Updated 2 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆43Updated 9 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- All digital PLL☆27Updated 7 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆30Updated 4 years ago