SERDES-based TDC core for Spartan-6
☆19Aug 2, 2012Updated 13 years ago
Alternatives and similar repositories for serdes-tdc
Users that are interested in serdes-tdc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog implementation of a tapped delay line TDC☆49Sep 27, 2018Updated 7 years ago
- Implementation of tappped delay line TDC on FPGA☆15Dec 28, 2022Updated 3 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆71Feb 1, 2015Updated 11 years ago
- Time to Digital Converter on an FPGA☆17Oct 8, 2020Updated 5 years ago
- ☆13Aug 25, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- "PLI-TDC: Super Fine Delay-Time Based Physical-Layer Identification with Time-to-Digital Converter for In-Vehicle Networks" ACM ASIACCS 2…☆14Updated this week
- FPGA based 30ps RMS TDCs☆91Mar 18, 2018Updated 8 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆15Dec 19, 2017Updated 8 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 13 years ago
- Project: Precise Measure of time delays in FPGA☆32Aug 3, 2017Updated 8 years ago
- OpenGL-like graphics pipeline on a Xilinx FPGA☆34Dec 14, 2010Updated 15 years ago
- Arduino library for the Texas Instruments TDC7200 Time-to-Digital Converter for Time-of-Flight Applications in LIDAR, Magnetostrictive an…☆21Mar 10, 2018Updated 8 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆73Sep 14, 2021Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- RFID tag and tester in Verilog☆42Apr 4, 2013Updated 13 years ago
- 4 channel 1GS/s DDS (AD9910 or AD9912 variant)☆17Jul 7, 2025Updated 9 months ago
- A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org]☆11Oct 19, 2014Updated 11 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY☆10Feb 6, 2020Updated 6 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆74Jun 16, 2022Updated 3 years ago
- FPGA SDR platform: AD9963 + XC6SLX9 + CY7C68013☆18Jan 4, 2014Updated 12 years ago
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated 3 months ago
- include hdlc (miao), 422 grapher, 1553b☆21Oct 10, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A new CASPER toolflow based on an HDL primitives library☆17Apr 11, 2012Updated 14 years ago
- Time-correlated single photon counting (TCSPC) data analysis☆10Jun 15, 2025Updated 10 months ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆47May 20, 2021Updated 4 years ago
- FPGA development platform for high-performance RF and digital design☆32Dec 3, 2015Updated 10 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 9 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 9 years ago
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Dec 14, 2020Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆13Feb 8, 2021Updated 5 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 11 years ago
- Arduino library for the Texas Instruments TDC1000 Ultrasonic Sensing Analog Front End for Level and Concentration Sensing☆15Mar 10, 2018Updated 8 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆47Dec 4, 2024Updated last year
- FPGA based modular synth.☆19Jan 8, 2017Updated 9 years ago
- 使用YOLOv5识别美式台球（训练数据和模型）☆19Mar 20, 2022Updated 4 years ago
- FPGA implementation of an ADAT receiver/transmitter using amaranth HDL☆13Sep 17, 2024Updated last year