ziruizhu / ofdmLinks
Toy OFDM Communication System with FPGA
☆12Updated 4 years ago
Alternatives and similar repositories for ofdm
Users that are interested in ofdm are comparing it to the libraries listed below
Sorting:
- Integration of SIFT and LES Algorithms☆14Updated last year
- 本工程使用纯verilog编写rtl代码,在FPGA上搭建神经网络LeNet-5,实现手写数字识别的功能。☆36Updated last year
- SPI interface connect to APB BUS with Verilog HDL☆39Updated 4 years ago
- 基于FPGA进行车牌识别☆86Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆213Updated 2 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆50Updated 5 years ago
- An uvm verification env for ahb2apb bridge☆58Updated 4 years ago
- FPGA图像处理仿真平台☆28Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆60Updated 9 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆39Updated 3 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆63Updated 7 years ago
- 数字IC秋招项目、手撕代码☆40Updated last year
- IC Verification & SV Demo☆57Updated 4 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆162Updated 5 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆136Updated 4 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- 视频旋转(2019FPGA大赛)☆37Updated 5 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆54Updated 8 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆46Updated last year
- 帧差法运动目标检测,基于ZYNQ7020☆81Updated 4 years ago
- FPGA☆128Updated 5 years ago
- NMS_decode☆14Updated 5 years ago
- ARM中通过APB总线连接的UART模块☆71Updated 5 years ago
- Radix-4 1024 point fft in verilog☆13Updated 5 years ago
- 2023集创赛紫光同创杯一等奖项目☆146Updated 2 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆12Updated 4 years ago
- AXI总线连接器☆105Updated 5 years ago
- image processing based FPGA☆117Updated 4 years ago
- FPGA实现动态图像识别☆23Updated 5 years ago
- 基于安路开发板的bayer视频简单处理☆18Updated last year