ziruizhu / ofdmLinks
Toy OFDM Communication System with FPGA
☆12Updated 3 years ago
Alternatives and similar repositories for ofdm
Users that are interested in ofdm are comparing it to the libraries listed below
Sorting:
- Integration of SIFT and LES Algorithms☆12Updated last year
- 本工程使用纯verilog编写rtl代码,在FPGA上搭建神经网络LeNet-5,实现手写数字识别的功能。☆26Updated 8 months ago
- 基于FPGA进行车牌识别☆79Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated last year
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆152Updated 4 years ago
- SPI interface connect to APB BUS with Verilog HDL☆35Updated 4 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆41Updated last year
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆60Updated 6 years ago
- RiscSoC 是一个芯片集成项目,包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成,部分 SoC 使用的自己设计的内核☆11Updated 3 years ago
- Bilinear interpolation realizes image scaling based on FPGA☆27Updated 5 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆34Updated 2 years ago
- An uvm verification env for ahb2apb bridge☆54Updated 4 years ago
- NMS_decode☆15Updated 5 years ago
- FPGA☆126Updated 5 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- 2023集创赛紫光同创杯一等奖项目☆120Updated last year
- 帧差法运动目标检测,基于ZYNQ7020☆70Updated 4 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆128Updated 4 years ago
- FPGA图像处理仿真平台☆26Updated 3 years ago
- 数字IC秋招项目、手撕代码☆36Updated last year
- This work is based on PYNQ-Z2 development board provided by organizer, and adopts the cooperation scheme of hardware and software to buil…☆44Updated 6 years ago
- fpga跑sobel识别算法☆38Updated 4 years ago
- image processing based FPGA☆110Updated 3 years ago
- AXI总线连接器☆103Updated 5 years ago
- ARM中通过APB总线连接的UART模块☆66Updated 5 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆115Updated 2 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆142Updated 5 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆10Updated 4 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆16Updated 4 years ago