ziruizhu / ofdm
Toy OFDM Communication System with FPGA
☆11Updated 3 years ago
Alternatives and similar repositories for ofdm:
Users that are interested in ofdm are comparing it to the libraries listed below
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆21Updated 4 years ago
- NMS_decode☆12Updated 4 years ago
- 基于FPGA进行车牌识别☆69Updated last year
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆50Updated 7 years ago
- 最小和算法实现☆11Updated 4 years ago
- Integration of SIFT and LES Algorithms☆12Updated 9 months ago
- ☆13Updated 2 years ago
- ☆32Updated last year
- verilog☆21Updated last year
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆58Updated 6 years ago
- Reed Solomon Encoder and Decoder Digital IP☆19Updated 4 years ago
- Implementation of Canny Edge Detection on Cyclone IV. To run project you need Quartus and ModelSim.☆11Updated 4 years ago
- LMS sound filtering by Verilog☆39Updated 4 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆45Updated 4 years ago
- FPGA☆121Updated 4 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆31Updated 2 years ago
- FPGA实现动态图像识别☆17Updated 4 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆123Updated last year
- 七路图像在FPGA中实现拼接，代码会不断添加进来。☆24Updated 3 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated last year
- LMS-Adaptive Filter implement using verilog and Matlab☆41Updated 8 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆31Updated 3 years ago
- An AXI DDR3 SDRAM controller for FPGA☆30Updated last year
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆34Updated 10 months ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆21Updated 6 years ago
- SPI interface connect to APB BUS with Verilog HDL☆28Updated 3 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆26Updated 3 years ago
- This work is based on PYNQ-Z2 development board provided by organizer, and adopts the cooperation scheme of hardware and software to buil…☆42Updated 6 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆54Updated 5 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆45Updated 6 years ago