DPI module for UART-based console interaction with Verilator simulations
☆28Oct 27, 2012Updated 14 years ago
Alternatives and similar repositories for uart_dpi
Users that are interested in uart_dpi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DPI module for Ethernet-based interaction with Verilator simulations☆11Nov 1, 2012Updated 13 years ago
- This is a TCL script that will take in Verilog and VHDL files and generate an instantiation template appropriately for the user to use in…☆10Dec 19, 2012Updated 13 years ago
- 18-545 project: ARM-like SoC☆15Dec 5, 2010Updated 15 years ago
- Platform Level Interrupt Controller☆51May 10, 2024Updated 2 years ago
- Initial 0.0.1 push☆13Jun 10, 2016Updated 10 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- LEVEL: Open-source RV32IMC RISC-V processor core with pipelined microarchitecture, cache support, SoC peripherals and verification framew…☆34Jul 6, 2026Updated 3 months ago
- Design and Verification of a Complete Application Specific Integrated Circuit☆12Nov 21, 2016Updated 9 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 14 years ago
- Sound synthetizer with an fpga☆11Mar 14, 2015Updated 11 years ago
- Just experimenting with Open Source SoCs on my Altera dev kit.☆12Feb 10, 2012Updated 14 years ago
- a MIPS-based embedded system on FPGA☆10Mar 10, 2017Updated 9 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Various scripts used in conjunction with the facedancer☆11Apr 26, 2013Updated 13 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- GNU Radio support for Xilinx Zynq based FPGA accelerators☆13Sep 25, 2013Updated 13 years ago
- Binomial model☆12Aug 28, 2019Updated 7 years ago
- cryptography ip-cores in vhdl / verilog☆43Feb 20, 2021Updated 5 years ago
- ☆13Aug 22, 2022Updated 4 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆17Mar 14, 2024Updated 2 years ago
- A MIPS32 System-on-Chip for the DE0-Nano FPGA☆12Sep 1, 2014Updated 12 years ago
- OpenGL-like graphics pipeline on a Xilinx FPGA☆35Dec 14, 2010Updated 15 years ago
- PSGroove with PL3 payloads☆15Oct 6, 2010Updated 16 years ago
- Generate arbitrary strings out of contents of ELF sections☆15Jan 30, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆12May 20, 2021Updated 5 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 8 years ago
- ☆13Sep 8, 2017Updated 9 years ago
- A Video display simulator☆185May 16, 2025Updated last year
- 🚀 Template for a standalone 🔥 Zephyr application ⚡ for STM32☆12May 12, 2024Updated 2 years ago
- A bare metal hello world in C for Risc-V using QEMU to test☆20Jul 21, 2024Updated 2 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Super scalar Processor design☆21Sep 7, 2014Updated 12 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 12 years ago
- HOPE-MLKEM: A Framework for designing High-Order Side-Channel Protected Hardware Implementations of ML-KEM☆18Apr 28, 2026Updated 6 months ago
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 10 years ago
- Verilog VGA font generator 8 by 16 pixels☆16Mar 30, 2022Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆68Dec 19, 2021Updated 4 years ago
- High Throughput Image Filters on FPGAs☆13Oct 17, 2017Updated 9 years ago
- cocotb code library☆13Dec 28, 2020Updated 5 years ago