DPI module for UART-based console interaction with Verilator simulations
☆28Oct 27, 2012Updated 13 years ago
Alternatives and similar repositories for uart_dpi
Users that are interested in uart_dpi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 9 years ago
- Design and Verification of a Complete Application Specific Integrated Circuit☆12Nov 21, 2016Updated 9 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- Binomial model☆12Aug 28, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆17Mar 14, 2024Updated 2 years ago
- ☆12May 20, 2021Updated 5 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 12 years ago
- Verilog VGA font generator 8 by 16 pixels☆16Mar 30, 2022Updated 4 years ago
- Super scalar Processor design☆21Sep 7, 2014Updated 12 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- Recursive unified ORAM☆15Sep 23, 2015Updated 10 years ago
- The Demo that was presented at FCCM.☆16Aug 16, 2018Updated 8 years ago
- Clairvoyance LLVM Tools. Instruction scheduling targeting long latency loads.☆14Mar 14, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 14 years ago
- Platform Level Interrupt Controller☆50May 10, 2024Updated 2 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 13 years ago
- Cycle accurate MC6502 compatible processor in Verilog.☆16Oct 11, 2021Updated 4 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 10 years ago
- Embedded 32-bit RISC uProcessor with SDRAM Controller☆26Sep 2, 2021Updated 5 years ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- LEVEL: Open-source RV32IMC RISC-V processor core with pipelined microarchitecture, cache support, SoC peripherals and verification framew…☆33Jul 6, 2026Updated 2 months ago
- SERDES-based TDC core for Spartan-6☆19Aug 2, 2012Updated 14 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- fast & easy way to upload files via telnet to esp8266 running nodemcu☆10Jan 18, 2023Updated 3 years ago
- Consistency checker for memory subsystem traces☆23Oct 10, 2016Updated 9 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆35Apr 13, 2021Updated 5 years ago
- Emulator for Yamaha's YM2148 chip☆11Nov 28, 2022Updated 3 years ago
- RISCV Gem5 simulator flow for Architetture dei Sistemi di Elaborazione☆30Updated this week
- Zephyr Workshop with a modular application and a slide deck.☆22Updated this week
- My dotfiles☆15May 7, 2026Updated 4 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆15Oct 19, 2021Updated 4 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- Project-wide flycheck errors☆15Oct 31, 2020Updated 5 years ago
- Ocaml code from Writing an Interpreter in Go☆11Aug 16, 2019Updated 7 years ago
- Misc iCE40 specific cores☆14Feb 13, 2023Updated 3 years ago
- The GenSim project☆14Sep 13, 2023Updated 3 years ago
- Discover a handpicked compilation of Git configuration settings and time-saving aliases. Enhance your productivity and simplify your work…☆18Aug 15, 2026Updated last month