zhajio1988 / my_vimrcView external linksLinks
Jude's vimrc for DV work(fine tuning for SV/UVM)
☆21Mar 12, 2024Updated last year
Alternatives and similar repositories for my_vimrc
Users that are interested in my_vimrc are comparing it to the libraries listed below
Sorting:
- UVM candy lover testbench which uses YASA as simulation script☆17Apr 17, 2020Updated 5 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆74Nov 22, 2019Updated 6 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆16Jan 7, 2026Updated last month
- System on Chip verified with UVM/OSVVM/FV☆32Jan 27, 2026Updated 2 weeks ago
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 5 years ago
- SoC design & prototyping☆16Jun 13, 2025Updated 8 months ago
- UVM verification kits which uses YASA as simulation script☆17Dec 10, 2019Updated 6 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆117Nov 27, 2017Updated 8 years ago
- Just A Really Very Impressive Systemverilog UVM Kit☆18Dec 17, 2020Updated 5 years ago
- SVA examples and demonstration☆18Sep 8, 2020Updated 5 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆14Apr 23, 2017Updated 8 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆137Nov 29, 2017Updated 8 years ago
- Novel GUI Based UVM Testbench Template Builder☆149Apr 14, 2021Updated 4 years ago
- Yet Another Simulation Architecture☆79Sep 17, 2020Updated 5 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆43Aug 31, 2025Updated 5 months ago
- ☆21Dec 19, 2025Updated last month
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 7 years ago
- SystemVerilog syntax highlight/indent support in vim☆52Jul 10, 2024Updated last year
- Example files for the book FPGA SIMULATION☆23Apr 6, 2017Updated 8 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆160Jul 16, 2018Updated 7 years ago
- A CSV file parser, written in SystemVerilog☆27Jul 13, 2016Updated 9 years ago
- UVM实战随书源码☆57Jan 22, 2019Updated 7 years ago
- Download proccedings from DVCon☆22Jun 9, 2021Updated 4 years ago
- SystemVerilog Design Patterns☆26Mar 11, 2015Updated 10 years ago
- svlib from http://www.verilab.com/resources/svlib/☆24Jun 2, 2020Updated 5 years ago
- HDLGen-ChatGPT, works in tandem with ChatGPT chat interface to enable fast digital systems design and test specification capture, and aut…☆36Oct 28, 2024Updated last year
- ☆11May 31, 2016Updated 9 years ago
- generate UVM testbench using python☆28Mar 24, 2018Updated 7 years ago
- Artifacts for the SCVP lecture☆11Nov 17, 2021Updated 4 years ago
- uvm auto generator☆24Aug 27, 2018Updated 7 years ago
- Coresight Wire Protocol (CSWP) Server/Client and streaming trace examples.☆28Jul 10, 2025Updated 7 months ago
- UVM Book Examples - A Practical Guide to Adopting the Universal Verification Methodology (UVM) Second Edition☆32Jan 20, 2014Updated 12 years ago
- This is for uvm_tb_gen☆51Feb 13, 2025Updated last year
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆24Jul 17, 2025Updated 6 months ago