☆18Mar 11, 2026Updated 7 months ago
Alternatives and similar repositories for berkeley-emulation-engine
Users that are interested in berkeley-emulation-engine are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Sep 30, 2026Updated last month
- ☆20Oct 2, 2026Updated 3 weeks ago
- A programming language for writing constraint-based integrated circuit layout generators☆17Updated this week
- 21st century electronic design automation tools, written in Rust.☆37Oct 13, 2026Updated 2 weeks ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆16Jan 9, 2026Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆14Aug 31, 2025Updated last year
- Very tiny embeddable Tcl-like language in safe Rust☆12Feb 13, 2025Updated last year
- A Heterogeneous GPU Platform for AI and Neural Graphics☆71Updated this week
- Use Programming by Navigation for bioinformatics, compiler scheduling, and more!☆17Updated this week
- Native Rust implementation of the FST waveform format from GTKWave.☆15Oct 13, 2026Updated 2 weeks ago
- ☆13Aug 17, 2026Updated 2 months ago
- ☆16Jan 25, 2026Updated 9 months ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆49Oct 23, 2026Updated last week
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Oct 10, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆16Aug 30, 2023Updated 3 years ago
- ☆16Jul 1, 2025Updated last year
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆31Nov 26, 2025Updated 11 months ago
- An open framework for designing and deploying custom AI-driven HW/SW co-design flows fast☆114Updated this week
- ☆17Mar 26, 2025Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆159Updated this week
- Website for CS 265☆34Dec 27, 2024Updated last year
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆63Jan 20, 2026Updated 9 months ago
- SV/DPI library allowing multiple simulations/platforms to run in parallel and communicate☆17Updated this week
- Graphical intuition to MOSFET square-law☆12Jan 5, 2021Updated 5 years ago
- ☆38Oct 4, 2026Updated 3 weeks ago
- ☆12Oct 23, 2026Updated last week
- Example code for an MMIO plugin for Spike, the RISC-V ISA simulator.☆12Aug 29, 2019Updated 7 years ago
- Rust interface for cvc5☆17Oct 13, 2026Updated 2 weeks ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆14Mar 27, 2025Updated last year
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 9 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆147Updated this week
- ☆13May 7, 2026Updated 5 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆17Jul 6, 2026Updated 3 months ago
- High level synthesis language for hardware design☆106Updated this week
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆17Oct 14, 2026Updated 2 weeks ago