UVM-SystemC reference implementation
☆20Aug 26, 2026Updated this week
Alternatives and similar repositories for uvm-systemc
Users that are interested in uvm-systemc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Aug 22, 2022Updated 4 years ago
- Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach.☆24Dec 27, 2022Updated 3 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆20Updated this week
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Updated this week
- ☆16May 25, 2026Updated 3 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆13Jun 22, 2017Updated 9 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- port from python to C++ PyVCD lib☆24Mar 4, 2026Updated 5 months ago
- RISC-V IOMMU in verilog☆22Jun 18, 2022Updated 4 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year
- RISC-V Verification Interface☆159Jun 11, 2026Updated 2 months ago
- Automatic audio transcription to .srt using Google's Speech to Text API☆12Oct 26, 2020Updated 5 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- A header only C++11 library for functional coverage☆35Oct 5, 2022Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V Virtual Prototype☆193Jul 21, 2026Updated last month
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 2 years ago
- spike-vp☆13Feb 5, 2024Updated 2 years ago
- Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v☆13Dec 6, 2021Updated 4 years ago
- Bulk rename files with your favourite editor☆15Aug 14, 2026Updated 2 weeks ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Aug 18, 2026Updated last week
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Minimal CMake, Published by Packt☆47Mar 30, 2025Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆93Apr 1, 2026Updated 4 months ago
- VSTENO - Vector Shorthand Tool with Enhanced Notational Options☆13Jan 5, 2024Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆59Updated this week
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆29Jan 28, 2025Updated last year
- A language with tools to facilitate the study of Gregg Shorthand.☆17Aug 2, 2026Updated 3 weeks ago
- TWINT Flask-Celery Server. Optimized tweets scraping☆12Jun 2, 2019Updated 7 years ago
- Huffman encoder☆10Sep 8, 2013Updated 12 years ago
- Universal Memory Interface (UMI)☆162Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RADIX-4 SRT division☆13Oct 31, 2019Updated 6 years ago
- ☆16May 6, 2026Updated 3 months ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 3 years ago
- A sphinx extension that allows including wavedrom diagrams by using its text-based representation☆40Sep 3, 2024Updated last year
- A collection of gmid scripts and Data to plot various parameters needed for gm/id based design methodology using open source tools and Go…☆16Nov 4, 2025Updated 9 months ago
- ICRTL Benchmark: Industrial-level RTL design challenges for evaluating PPA optimization, code generation, and LLM applications in EDA.☆31Jul 3, 2026Updated last month
- Object-oriented extension to the CMake language.☆15Jun 18, 2025Updated last year