PipeProof
☆11Dec 18, 2019Updated 6 years ago
Alternatives and similar repositories for pipeproof
Users that are interested in pipeproof are comparing it to the libraries listed below
Sorting:
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- ☆13Jun 22, 2017Updated 8 years ago
- COATCheck☆13Nov 4, 2018Updated 7 years ago
- ☆19Dec 29, 2014Updated 11 years ago
- ☆37Jun 19, 2019Updated 6 years ago
- Automated test generator to detectcache side channel leakages.☆11Jul 1, 2019Updated 6 years ago
- Tools for reasoning about circuits in Rosette/Racket 🔌☆19Feb 1, 2025Updated last year
- My MEng thesis code - verifying a security property for an SoC with Rosette☆17Jun 9, 2021Updated 4 years ago
- Reload+Refresh PoC☆16Feb 26, 2020Updated 6 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Nov 26, 2025Updated 3 months ago
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Feb 10, 2020Updated 6 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆81Jul 3, 2024Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- ☆10Nov 14, 2022Updated 3 years ago
- UCLID5: formal modeling, verification, and synthesis of computational systems☆153Updated this week
- ROACH2 hardware gerbers, layout and bom☆11May 31, 2013Updated 12 years ago
- FDTD 3D simulator that generates s-parameters from OFF geometry files using one or more GPUs☆15Jan 16, 2023Updated 3 years ago
- Python implementation of a simple neural network, including AND, OR, and XOR demos.☆11Jun 13, 2019Updated 6 years ago
- repo for CIS 371 Spring 2018☆15Apr 14, 2018Updated 7 years ago
- A Modified gem5 for Simulating Virtualized Systems☆11Mar 1, 2015Updated 11 years ago
- VLESS-XTLS-uTLS-REALITY setup script.☆10May 3, 2023Updated 2 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- A tool for checking the contract satisfaction for hardware designs☆12Nov 4, 2025Updated 3 months ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14Feb 14, 2026Updated 2 weeks ago
- Python implementation of the Huffman Code compression algorithm.☆14Apr 18, 2013Updated 12 years ago
- ☆10Feb 3, 2026Updated 3 weeks ago
- A Tool for the Static Analysis of Cache Side Channels☆42Mar 5, 2017Updated 8 years ago
- GitHub (mirror) repository for the Mastik toolkit, written by Yuval Yarom https://cs.adelaide.edu.au/~yval/Mastik/☆42Sep 19, 2019Updated 6 years ago
- A tool for detecting Spectre vulnerabilities through fuzzing☆46Aug 25, 2021Updated 4 years ago
- 由于官网的教程写得比较复杂，所以笔者写一个简单的例子☆10Jul 18, 2023Updated 2 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- CDCL SAT solver written in Rust. Work in progress. The basics are working, but there are lots of changes ahead, including API and CLI bre…☆10May 19, 2022Updated 3 years ago
- Dhall types and default values for the alacritty terminal emulator☆12May 9, 2021Updated 4 years ago
- Benchmark workloads of Nightcore☆12Feb 15, 2021Updated 5 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago