Alternatives and similar repositories for cheri-exercises:

Users that are interested in cheri-exercises are comparing it to the libraries listed below

• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆58Updated 2 weeks ago
• CTSRD-CHERI / cheribuild
  Easily build and run CHERI related projects
  ☆74Updated last week
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆52Updated 2 weeks ago
• CTSRD-CHERI / cheri-specification
  CHERI ISA Specification
  ☆24Updated 9 months ago
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆87Updated 2 months ago
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆65Updated last month
• flowyroll / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆21Updated 4 years ago
• lsds / intravisor
  Virtualisation platform using CHERI for isolation and sharing
  ☆37Updated 11 months ago
• renxida / iseedeaduops-poc
  Proof-of-concept for I See Dead Micro-Ops transient execution attack
  ☆14Updated 3 years ago
• kvm-unit-tests / kvm-unit-tests
  This is a read-only mirror of the kvm-unit-tests repository from https://gitlab.com/kvm-unit-tests/kvm-unit-tests. Pull requests here at …
  ☆26Updated last week
• cgvwzq / polca
  Tool for inferring cache replacement policies with automata learning. Uses LearnLib and Sketch.
  ☆16Updated 5 years ago
• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated 4 months ago
• cgvwzq / cachequery
  HW interface for memory caches
  ☆26Updated 5 years ago
• riscv / riscv-spmp
  The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…
  ☆16Updated last week
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆30Updated last month
• MATCHA-MIT / Pensieve
  This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.
  ☆23Updated last year
• vernamlab / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆20Updated 4 years ago
• vusec / tlbdr
  ☆17Updated 2 years ago
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆29Updated 6 years ago
• riscv-admin / uarch-side-channels
  ☆16Updated 5 months ago
• riscv-admin / trusted-computing
  ☆22Updated last year
• riscv-admin / security
  RISC-V Security HC admin repo
  ☆17Updated 4 months ago
• CPU-THU / Spectre-V4-ng
  The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…
  ☆18Updated last year
• CTSRD-CHERI / cheri-c-programming
  CHERI C/C++ Programming Guide
  ☆31Updated 2 weeks ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆59Updated last month
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆32Updated 2 years ago
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆113Updated 2 weeks ago
• antmicro / rowhammer-tester
  ☆60Updated 3 months ago
• jiezhoucs / must-read
  Lists of must-read papers (mainly security papers)
  ☆30Updated 7 months ago
• mktrm / SecSMT_Artifact
  The artifact for SecSMT paper -- Usenix Security 2022
  ☆27Updated 2 years ago