Alternatives and similar repositories for cheri-exercises

Users that are interested in cheri-exercises are comparing it to the libraries listed below

• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆61Updated last week
• CTSRD-CHERI / cheribuild
  Easily build and run CHERI related projects
  ☆82Updated this week
• renxida / iseedeaduops-poc
  Proof-of-concept for I See Dead Micro-Ops transient execution attack
  ☆14Updated 3 years ago
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆32Updated this week
• comsec-group / cascade-artifacts
  Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)
  ☆135Updated last year
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆92Updated this week
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆73Updated 7 months ago
• flowyroll / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆23Updated 5 years ago
• FxPiGaAo / Hacky-Racer
  ☆17Updated 3 months ago
• MATCHA-MIT / Pensieve
  This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.
  ☆23Updated last year
• CTSRD-CHERI / cheri-specification
  CHERI ISA Specification
  ☆24Updated this week
• ESCristiano / BUSted
  BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect
  ☆11Updated last year
• riscv-admin / uarch-side-channels
  ☆16Updated 10 months ago
• riscv-boom / boom-attacks
  Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)
  ☆65Updated 6 years ago
• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated 10 months ago
• vusec / tlbdr
  ☆18Updated 3 years ago
• googleinterns / hw-fuzzing
  ☆87Updated 2 years ago
• CPU-Security / Spectre-V4-ng
  The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…
  ☆22Updated last year
• riscv / riscv-spmp
  The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…
  ☆21Updated last week
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆65Updated 3 months ago
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆57Updated last week
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆124Updated 4 months ago
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆29Updated 7 years ago
• ekiwi / rfuzz
  rfuzz: coverage-directed fuzzing for RTL research platform
  ☆111Updated 3 years ago
• riscv-admin / trusted-computing
  ☆22Updated 2 years ago
• cwfletcher / oisa
  Data oblivious ISA prototyped on the RISC-V BOOM processor.
  ☆22Updated 3 years ago
• compsec-snu / difuzz-rtl
  ☆95Updated last year
• CTSRD-CHERI / cheri-c-programming
  CHERI C/C++ Programming Guide
  ☆37Updated 2 weeks ago
• hrosier / ripe64
  64-bit port of the RIPE benchmark (buffer overflow attacks). RIPE was originally developed by John Wilander and Nick Nikiforakis and pres…
  ☆22Updated 3 years ago
• cwfletcher / stt
  ☆35Updated 4 years ago