Alternatives and similar repositories for cheri-exercises

Users that are interested in cheri-exercises are comparing it to the libraries listed below

• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆58Updated last month
• CTSRD-CHERI / cheribuild
  Easily build and run CHERI related projects
  ☆75Updated this week
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆52Updated this week
• CTSRD-CHERI / cheri-specification
  CHERI ISA Specification
  ☆24Updated 10 months ago
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆29Updated 6 years ago
• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated 5 months ago
• MATCHA-MIT / Pensieve
  This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.
  ☆23Updated last year
• renxida / iseedeaduops-poc
  Proof-of-concept for I See Dead Micro-Ops transient execution attack
  ☆14Updated 3 years ago
• vusec / tlbdr
  ☆18Updated 2 years ago
• ARM-software / data
  Machine-readable data describing Arm architecture and implementations. Includes JSON descriptions of implemented PMU events.
  ☆51Updated 4 months ago
• cgvwzq / cachequery
  HW interface for memory caches
  ☆28Updated 5 years ago
• riscv-admin / security
  RISC-V Security HC admin repo
  ☆18Updated 4 months ago
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆30Updated 3 weeks ago
• lsds / intravisor
  Virtualisation platform using CHERI for isolation and sharing
  ☆38Updated 11 months ago
• riscv / riscv-spmp
  The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…
  ☆16Updated 2 weeks ago
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆87Updated 3 weeks ago
• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆21Updated 3 months ago
• vernamlab / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆20Updated 4 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆59Updated last month
• TF-RMM / tf-rmm
  Reference implementation of Arm-CCA RMM specification
  ☆52Updated this week
• riscv-admin / uarch-side-channels
  ☆16Updated 6 months ago
• CTSRD-CHERI / cheribsd
  FreeBSD adapted for CHERI-RISC-V and Arm Morello.
  ☆179Updated this week
• FxPiGaAo / Hacky-Racer
  ☆16Updated last year
• comsec-group / cascade-artifacts
  Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)
  ☆129Updated 9 months ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆52Updated last week
• bu-icsg / PHMon
  This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).
  ☆26Updated 4 years ago
• CPU-THU / Spectre-V4-ng
  The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…
  ☆21Updated last year
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆116Updated 2 weeks ago
• zero-day-labs / riscv-iommu-demo
  RISC-V IOMMU Demo (Linux & Bao)
  ☆20Updated last year
• alastairreid / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆40Updated 3 weeks ago