CTSRD-CHERI / cheri-exercisesView external linksLinks
Learning exercises for CHERI
☆21Jun 30, 2025Updated 7 months ago
Alternatives and similar repositories for cheri-exercises
Users that are interested in cheri-exercises are comparing it to the libraries listed below
Sorting:
- Easily build and run CHERI related projects☆86Updated this week
- CHERI ISA Specification☆26Jan 22, 2026Updated 3 weeks ago
- Virtualisation platform using CHERI for isolation and sharing☆40Jun 5, 2024Updated last year
- This is the main repository of the ALFA framework project! Jump here to start developping with ALFA.☆18Jun 16, 2025Updated 8 months ago
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆21Dec 9, 2025Updated 2 months ago
- Group administration repository for Tech: IOPMP Task Group☆13Dec 19, 2024Updated last year
- ☆14Updated this week
- FreeBSD adapted for CHERI-RISC-V and Arm Morello.☆205Updated this week
- Fork of LLVM adding CHERI support☆64Feb 10, 2026Updated last week
- CheriOS -- a minimal microkernel that demonstrates "clean-slate" CHERI memory protection and object capabilities☆42Dec 11, 2022Updated 3 years ago
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- OBPMark (On-Board Processing Benchmarks)☆33Jul 25, 2023Updated 2 years ago
- MDX — A bare-metal / RTOS framework☆29Updated this week
- ☆37Jul 12, 2025Updated 7 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37May 4, 2024Updated last year
- Kernel module that makes it possible to create virtual wifi devices each with a virtualized stack.☆11Dec 13, 2011Updated 14 years ago
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11May 21, 2024Updated last year
- Windows Subsytem For BSD☆17Aug 11, 2025Updated 6 months ago
- Fork of Triton repository for OpenXLA uses of the Triton language and compiler☆15Feb 6, 2026Updated last week
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆17Oct 21, 2025Updated 3 months ago
- Proof of concept python script for regreSSHion exploit.☆10Oct 19, 2024Updated last year
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Aug 26, 2024Updated last year
- AIA IP compliant with the RISC-V AIA spec☆46Jan 27, 2025Updated last year
- A guide on how to build and use a set of Bao guest configurations for various platforms☆49Jan 15, 2026Updated last month
- Xen hypercall and interfaces in Rust☆16Jan 14, 2025Updated last year
- A Julia Library for Outlier Detection (Anomaly Detection)☆10Sep 1, 2018Updated 7 years ago
- Antenna analyzer based on RigExpert Zero II and Arduino☆13Jan 25, 2024Updated 2 years ago
- Updated ROS bindings to pocketsphinx☆11Jan 4, 2019Updated 7 years ago
- KPC-Toolbox: MATLAB toolbox to fit Markovian Arrival Processes☆10Jun 12, 2025Updated 8 months ago
- POV templates and compilation support for CGC binaries.☆10May 19, 2022Updated 3 years ago
- A Rust-based Unikernel Enhancing Reliability and Efficiency of Embedded Systems.☆11Jun 28, 2024Updated last year
- Radically transparent☆12Feb 20, 2018Updated 7 years ago
- FreeBSD src tree http://www.FreeBSD.org/☆13Apr 13, 2023Updated 2 years ago
- Configuration files for the ODRI uDriver firmware.☆11Nov 15, 2022Updated 3 years ago
- Tools for testing C compilers for the correct handling of volatile objects.☆28Jul 18, 2014Updated 11 years ago
- A mix of learning resources, my notes and mostly ctf writeup of sandbox escape challenges☆10Jun 6, 2023Updated 2 years ago
- Taking a Ruby-shaped chainsaw to Go type safety in the interests of elegance☆17Feb 19, 2022Updated 3 years ago
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated last year