CTSRD-CHERI / cheri-exercises

Related projects ⓘ

Alternatives and complementary repositories for cheri-exercises

• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆54Updated 2 weeks ago
• CTSRD-CHERI / cheribuild
  Easily build and run CHERI related projects
  ☆68Updated 3 weeks ago
• renxida / iseedeaduops-poc
  Proof-of-concept for I See Dead Micro-Ops transient execution attack
  ☆14Updated 3 years ago
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆49Updated this week
• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated 2 weeks ago
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆98Updated last year
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆29Updated last month
• lsds / intravisor
  Virtualisation platform using CHERI for isolation and sharing
  ☆35Updated 5 months ago
• riscv-admin / trusted-computing
  ☆21Updated last year
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆29Updated 2 months ago
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆85Updated this week
• flowyroll / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆20Updated 4 years ago
• kvm-unit-tests / kvm-unit-tests
  This is a read-only mirror of the kvm-unit-tests repository from https://gitlab.com/kvm-unit-tests/kvm-unit-tests. Pull requests here at …
  ☆23Updated last week
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆55Updated last week
• riscv-admin / security
  RISC-V Security HC admin repo
  ☆15Updated last month
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆28Updated 6 years ago
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆54Updated 3 months ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆42Updated this week
• rems-project / rmem
  rmem public repo
  ☆40Updated 3 months ago
• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆20Updated this week
• cgvwzq / cachequery
  HW interface for memory caches
  ☆26Updated 4 years ago
• open-s4c / libvsync
  A verified library of synchronization primitives and concurrent data structures
  ☆21Updated 2 months ago
• bu-icsg / PHMon
  This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).
  ☆25Updated 4 years ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆71Updated last month
• lsds / CubicleOS
  Compartmentalised monolithic library OS
  ☆19Updated 3 years ago
• libtea / frameworks
  Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
  ☆60Updated 2 years ago
• CTSRD-CHERI / cheri-specification
  CHERI ISA Specification
  ☆23Updated 4 months ago
• michaeljclark / rv8-bench
  rv8 benchmark suite
  ☆18Updated 4 years ago
• cgvwzq / polca
  Tool for inferring cache replacement policies with automata learning. Uses LearnLib and Sketch.
  ☆16Updated 4 years ago
• CTSRD-CHERI / cheri-c-programming
  CHERI C/C++ Programming Guide
  ☆30Updated last year