pescetti-studio / FliPGA01
FPGA (Verilog) implementation of the Flip01 8-bit processor.
☆14Updated 3 months ago
Alternatives and similar repositories for FliPGA01:
Users that are interested in FliPGA01 are comparing it to the libraries listed below
- ☆13Updated 4 months ago
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆17Updated 5 months ago
- Example of how to get started with olofk/fusesoc.☆17Updated 3 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆159Updated this week
- Code Repository for The FPGA Programming Handbook Second Edition, Published by Packt☆79Updated last month
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆44Updated last year
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆101Updated 8 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆62Updated 2 weeks ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆58Updated 4 months ago
- Raptor end-to-end FPGA Compiler and GUI☆76Updated 3 months ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆133Updated 3 months ago
- Verilog and VHDL for book☆73Updated last year
- 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…☆26Updated last year
- A tube guitar amplifier power supply VHDL project☆16Updated 4 months ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆72Updated last year
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆15Updated 8 months ago
- End-to-End Open-Source I2C GPIO Expander☆31Updated 2 weeks ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆122Updated 8 months ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆42Updated 2 months ago
- Generate Verilog code from a KiCad netlist☆58Updated 5 months ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆19Updated last year
- Learning to do things with the Skywater 130nm process☆77Updated 4 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆61Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆89Updated 6 months ago
- A Python package to use FPGA development tools programmatically.☆125Updated last week
- Single Cycle 32 bit MIPS☆18Updated 2 years ago
- Arduino compatible Risc-V Based SOC☆145Updated 8 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆59Updated this week
- DDA solver for the van der Pol oscillator using 16-bit posits☆28Updated 2 months ago
- SPI Master and Slave components to be used in all of FPGAs, written in VHDL.☆35Updated 4 years ago