FPGA-House-AG / BlackwireOverview
Blackwire overview, status, roadmap and top-level documentation.
☆15Updated last year
Alternatives and similar repositories for BlackwireOverview
Users that are interested in BlackwireOverview are comparing it to the libraries listed below
Sorting:
- A FPGA implementation of the NTP and NTS protocols☆58Updated last year
- Small footprint and configurable Inter-Chip communication cores☆57Updated 3 weeks ago
- BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard☆47Updated last year
- Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek sec…☆81Updated this week
- Documentation for F4PGA☆23Updated last year
- SFP Transceiver multitool☆71Updated 5 years ago
- Exploring the Ed25519 (FPGA) design space.☆16Updated 7 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- Nvidia/Mellanox Innova-2 Flex Open Programmable SmartNIC Setup and Usage Notes for XCKU15P FPGA Development☆60Updated 8 months ago
- Verilog 2001 implementation of the ChaCha stream cipher.☆40Updated last month
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆17Updated 11 months ago
- Run an executable from RAM on a Bouffalo MCU (BL602 or BL808)☆22Updated 2 years ago
- RISC-V Configuration Structure☆38Updated 6 months ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Updated 6 years ago
- DisplayPort IP-core☆63Updated last week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- A curated list of tooling, documentation and other resources for Bouffalo Lab chips☆59Updated 3 years ago
- FPGA USB stack written in LiteX☆127Updated 2 years ago
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆104Updated last month
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Small footprint and configurable SPI core☆41Updated 3 weeks ago
- This is a circular buffer controller used in FPGA.☆33Updated 9 years ago
- ☆29Updated 3 years ago
- bl602 serial flasher☆56Updated 2 years ago
- ☆63Updated 4 years ago
- OmniXtend cache coherence protocol☆82Updated 4 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Updated 4 months ago
- Utilities for working with a Wishbone bus in an embedded device☆44Updated last year
- Network Development Kit (NDK) for FPGA cards with example application☆51Updated this week
- Experimental Xilinx Artix-7 driven Data Center Security Communication Module☆49Updated last year