HirokiNakahara / HLS_FPGA_NES
An FPGA NES emulator designed by a high level synthesis (HLS)
☆17Updated 7 years ago
Alternatives and similar repositories for HLS_FPGA_NES:
Users that are interested in HLS_FPGA_NES are comparing it to the libraries listed below
- implemented SNES on an FPGA.☆80Updated 3 months ago
- Open Processor Architecture☆26Updated 8 years ago
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆16Updated 4 years ago
- iDEA FPGA Soft Processor☆16Updated 8 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆52Updated 8 years ago
- Enigma in FPGA☆29Updated 5 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Updated last year
- This is a higan/Verilator co-simulation example/framework☆49Updated 6 years ago
- ☆14Updated 8 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆73Updated 5 years ago
- A very simple RISC-V ISA emulator.☆37Updated 4 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Updated last year
- Yosys Plugins☆21Updated 5 years ago
- SoftCPU/SoC engine-V☆54Updated last week
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆11Updated 6 years ago
- The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.…☆42Updated 10 years ago
- ☆26Updated 5 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆16Updated 6 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 8 months ago
- ARM4U☆34Updated 10 years ago
- Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)☆35Updated 3 years ago
- ☆48Updated 8 years ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 7 years ago
- FPGA tutorial☆20Updated 4 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 3 months ago
- Wishbone interconnect utilities☆39Updated last month