HirokiNakahara / HLS_FPGA_NESLinks
An FPGA NES emulator designed by a high level synthesis (HLS)
☆17Updated 8 years ago
Alternatives and similar repositories for HLS_FPGA_NES
Users that are interested in HLS_FPGA_NES are comparing it to the libraries listed below
Sorting:
- Enigma in FPGA☆29Updated 6 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Simple USB to PWM Peripheral using Lattice iCEStick (Hackaday demo)☆23Updated 5 years ago
- implemented SNES on an FPGA.☆85Updated 3 months ago
- iDEA FPGA Soft Processor☆15Updated 9 years ago
- Yosys Plugins☆21Updated 6 years ago
- ARM4U☆35Updated 11 years ago
- ☆14Updated 9 years ago
- A very simple RISC-V ISA emulator.☆38Updated 4 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆53Updated 8 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆32Updated 4 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- ☆48Updated 9 years ago
- Support for zScale on Spartan6 FPGAs☆16Updated 10 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Open PicoBlaze Assembler☆63Updated last year
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆11Updated 6 years ago
- Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)☆35Updated 4 years ago
- ☆52Updated last year
- LatticeMico32 soft processor☆106Updated 10 years ago
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆18Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Updated 2 years ago
- The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.…☆44Updated 11 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- IP cores for the FPGA Libre project☆12Updated 8 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago