HirokiNakahara / HLS_FPGA_NESLinks
An FPGA NES emulator designed by a high level synthesis (HLS)
☆17Updated 8 years ago
Alternatives and similar repositories for HLS_FPGA_NES
Users that are interested in HLS_FPGA_NES are comparing it to the libraries listed below
Sorting:
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆53Updated 8 years ago
- IP cores for the FPGA Libre project☆12Updated 7 years ago
- iDEA FPGA Soft Processor☆16Updated 9 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Yosys Plugins☆21Updated 5 years ago
- implemented SNES on an FPGA.☆82Updated last month
- The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.…☆42Updated 10 years ago
- ☆14Updated 9 years ago
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆17Updated 5 years ago
- Enigma in FPGA☆29Updated 6 years ago
- An HLS-synthesizable Dynamic Memory Manager for FPGAs☆10Updated 3 years ago
- Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)☆35Updated 3 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Updated 2 years ago
- Simple USB to PWM Peripheral using Lattice iCEStick (Hackaday demo)☆23Updated 5 years ago
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- Open source RISC-V IP core for FPGA/ASIC design☆31Updated 11 months ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆32Updated 4 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- ☆43Updated 2 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- ARM4U☆35Updated 10 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆11Updated 6 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA.☆19Updated 9 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 6 months ago
- Misc open FPGA flow examples☆8Updated 5 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago