HirokiNakahara / HLS_FPGA_NESLinks
An FPGA NES emulator designed by a high level synthesis (HLS)
☆17Updated 8 years ago
Alternatives and similar repositories for HLS_FPGA_NES
Users that are interested in HLS_FPGA_NES are comparing it to the libraries listed below
Sorting:
- implemented SNES on an FPGA.☆86Updated 4 months ago
- ☆48Updated 9 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆53Updated 8 years ago
- Simple USB to PWM Peripheral using Lattice iCEStick (Hackaday demo)☆23Updated 5 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆11Updated 6 years ago
- iDEA FPGA Soft Processor☆15Updated 9 years ago
- Yosys Plugins☆21Updated 6 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- IP cores for the FPGA Libre project☆12Updated 8 years ago
- Open PicoBlaze Assembler☆63Updated last year
- Open Processor Architecture☆26Updated 9 years ago
- A very simple RISC-V ISA emulator.☆38Updated 4 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Updated 2 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Updated 9 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- A CPU on an FPGA that you can play Zork on☆50Updated 8 years ago
- ARM4U☆35Updated 11 years ago
- Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)☆36Updated 4 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- Enigma in FPGA☆29Updated 6 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- This is a higan/Verilator co-simulation example/framework☆51Updated 7 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- mystorm sram test☆28Updated 8 years ago
- CMod-S6 SoC☆42Updated 7 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆55Updated 2 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆32Updated 4 years ago