Alternatives and similar repositories for gso2

Users that are interested in gso2 are comparing it to the libraries listed below

• rmmh / whomp
  reverse engineering branch predictors
  ☆18Updated 9 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆50Updated 8 years ago
• dougallj / asil
  ☆33Updated last year
• ktran / clairvoyance
  Clairvoyance LLVM Tools. Instruction scheduling targeting long latency loads.
  ☆14Updated 6 years ago
• gergo- / ldrgen
  Liveness-driven random C code generator
  ☆42Updated 6 months ago
• intel / lineuse
  I-cache line packing and branch misprediction measuring tool
  ☆18Updated 9 years ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆42Updated 6 years ago
• cliffordwolf / bextdep
  Reference Hardware Implementations of Bit Extract/Deposit Instructions
  ☆24Updated 8 years ago
• SiliconSemantics / firrtlator
  firrtlator is a FIRRTL C++ library
  ☆23Updated 9 years ago
• nickgildea / z3_codegen
  A toy code generator (i.e. "program synthesis") using the Z3 solver
  ☆34Updated 8 years ago
• s-kanev / XIOSim
  A detailed michroarchitectural x86 simulator
  ☆62Updated 8 years ago
• ishiura-compiler / CF3
  "CF3" is a C compiler test suite targeting arithmetic optimization.
  ☆37Updated 8 years ago
• b-shi / PMC-PMI
  Performance Counter Measurements at the cycle granularity
  ☆18Updated 4 years ago
• ithemal / bhive
  ☆42Updated 3 years ago
• Mrktn / ccg
  CCG is a random C Code Generator
  ☆43Updated 3 years ago
• daniellustig / coatcheck
  COATCheck
  ☆13Updated 7 years ago
• embecosm / gnu-superopt
  The GNU Superoptimizer
  ☆27Updated 11 years ago
• avadhpatel / marss
  PTLsim and QEMU based Computer Architecture Research Simulator
  ☆131Updated 3 years ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• travitch / llvm-tools
  A set of tools for visualizing and inspecting LLVM bitcode modules
  ☆31Updated 11 years ago
• StanfordPL / strata
  Automatic inference of a formal specification of the x86_64 instruction set
  ☆71Updated 9 years ago
• AndyGlew / comp-arch.net
  Reviving the old comp-arch.net wiki?
  ☆18Updated 2 years ago
• regehr / opt-fuzz
  llvm opt fuzzer and bounded exhaustive test generator
  ☆47Updated 3 years ago
• defparam / higan-verilog
  This is a higan/Verilator co-simulation example/framework
  ☆51Updated 7 years ago
• sampsyo / quala
  custom type systems for Clang
  ☆96Updated 10 years ago
• sumith1896 / tusSAT
  A SAT solver implementation in VHDL, team tussle
  ☆21Updated 9 years ago
• jbarczak / HAXWell
  Code which loads custom ISA on Intel Haswell GPUs
  ☆47Updated 9 years ago
• Jonathan2251 / lbt
  Develop toolchain based on llvm to for Cpu0 processor
  ☆52Updated 2 months ago
• mattgodbolt / agner
  Reworking of Agner Fog's performance test programs for Linux
  ☆117Updated 2 months ago
• asmjit / cult
  CPU Ultimate Latency Test.
  ☆117Updated 4 months ago