ReconOS - Operating System for Reconfigurable Hardware
☆31Feb 4, 2022Updated 4 years ago
Alternatives and similar repositories for reconos
Users that are interested in reconos are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆44Sep 3, 2021Updated 4 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Jul 11, 2016Updated 10 years ago
- Business Rule Engine Hardware Accelerator☆15Jun 18, 2020Updated 6 years ago
- ☆26Feb 15, 2025Updated last year
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The code for both the framework and experiments from the NSDI '19 paper "Loom: Flexible and Efficient NIC Packet Scheduling"☆31Feb 4, 2019Updated 7 years ago
- Coarse Grained Reconfigurable Arrays with Chisel3☆11Jul 1, 2024Updated 2 years ago
- Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.☆13Nov 24, 2017Updated 8 years ago
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- ☆10Nov 8, 2019Updated 6 years ago
- ☆13Nov 9, 2023Updated 2 years ago
- Yosys Plugins☆22Jul 16, 2019Updated 7 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Nov 15, 2019Updated 6 years ago
- This is the implementation of our research system Illuminator that was published in ASPLOS 2018 with the title "Making Huge Pages Actuall…☆11Sep 11, 2020Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A c++ program to convert regular expression into Non-deterministic finite automata (NFA) using Thompson's construction.☆13Jul 28, 2018Updated 8 years ago
- A utility for Composing FPGA designs from Peripherals☆192Aug 14, 2026Updated 2 weeks ago
- Scripts to create a boot.bin file for linux on Xilinx Zync☆26Jun 3, 2016Updated 10 years ago
- A simulator of a memory controller designed for hybrid DRAM+NVM.☆22Dec 28, 2015Updated 10 years ago
- This repository has been moved to https://gitlab.com/twittner/cql-io☆13Feb 20, 2016Updated 10 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆35Jul 15, 2024Updated 2 years ago
- Synthesize Verilog to Minecraft redstone☆22Nov 9, 2024Updated last year
- FGPU is a soft GPU architecture general purpose computing☆61Nov 9, 2020Updated 5 years ago
- Past Pixels Camp t-shirt challenges☆13Apr 1, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- ☆23Feb 23, 2016Updated 10 years ago
- A mixed signal netlist language (pre-alpha)☆62Aug 20, 2018Updated 8 years ago
- A language and toolset for implementing dataflow applications on FPGAs☆28Mar 19, 2026Updated 5 months ago
- NVIDIA graphics driver kernel module for GeForce 700 series and newer☆13Apr 28, 2026Updated 4 months ago
- mass-contact text/SMS distribution tool☆12Apr 28, 2025Updated last year
- Various data structures implementation, in STL style☆11Jul 26, 2021Updated 5 years ago
- 上位机软件与下位机FPGA采集卡实现UDP通信，接收发送的正弦波信号帧，并保存到本地文件☆14Apr 27, 2022Updated 4 years ago
- ☆35Dec 24, 2015Updated 10 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- "mmult" example using SDSoC for PYNQ board☆11Feb 23, 2017Updated 9 years ago
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 10 years ago
- ACM SoCC 2019, "Coupling Decentralized Key-Value Stores with Erasure Coding"☆15May 22, 2021Updated 5 years ago
- PolarFire FPGA sample RISC-V designs☆14Oct 15, 2019Updated 6 years ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆12Jun 3, 2025Updated last year