ReconOS - Operating System for Reconfigurable Hardware
☆30Feb 4, 2022Updated 4 years ago
Alternatives and similar repositories for reconos
Users that are interested in reconos are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Zynq PR Management☆13Apr 20, 2016Updated 10 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆44Sep 3, 2021Updated 4 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Jul 11, 2016Updated 9 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 6 years ago
- ☆26Feb 15, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆16Nov 12, 2025Updated 7 months ago
- Coarse Grained Reconfigurable Arrays with Chisel3☆11Jul 1, 2024Updated last year
- Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.☆13Nov 24, 2017Updated 8 years ago
- The code for both the framework and experiments from the NSDI '19 paper "Loom: Flexible and Efficient NIC Packet Scheduling"☆31Feb 4, 2019Updated 7 years ago
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- ☆10Nov 8, 2019Updated 6 years ago
- Yosys Plugins☆22Jul 16, 2019Updated 6 years ago
- ☆16Aug 21, 2019Updated 6 years ago
- Fine Grain FPGA Overlay Architecture and Tools☆27Nov 5, 2021Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- FINN+ is an extended version of FINN, a dataflow compiler for QNN inference on FPGAs. It is maintained by a group of researchers at Pader…☆54Updated this week
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆22Dec 11, 2023Updated 2 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Nov 15, 2019Updated 6 years ago
- soap - Structural Optimisation of Arithmetic Programs☆23May 9, 2016Updated 10 years ago
- A utility for Composing FPGA designs from Peripherals☆189Dec 23, 2024Updated last year
- This is the implementation of our research system Illuminator that was published in ASPLOS 2018 with the title "Making Huge Pages Actuall…☆11Sep 11, 2020Updated 5 years ago
- FGPU is a soft GPU architecture general purpose computing☆61Nov 9, 2020Updated 5 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- A simulator of a memory controller designed for hybrid DRAM+NVM.☆22Dec 28, 2015Updated 10 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A mixed signal netlist language (pre-alpha)☆61Aug 20, 2018Updated 7 years ago
- Past Pixels Camp t-shirt challenges☆13Apr 1, 2019Updated 7 years ago
- Small footprint and configurable Inter-Chip communication cores☆67Jun 22, 2026Updated last week
- ☆23Feb 23, 2016Updated 10 years ago
- A small libmad/oss mp3 player☆17Aug 2, 2025Updated 10 months ago
- Various data structures implementation, in STL style☆11Jul 26, 2021Updated 4 years ago
- NVIDIA graphics driver kernel module for GeForce 700 series and newer☆12Apr 28, 2026Updated 2 months ago
- Set of OpenCL microbenchmarks☆29Nov 19, 2025Updated 7 months ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- "mmult" example using SDSoC for PYNQ board☆11Feb 23, 2017Updated 9 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 9 years ago
- PolarFire FPGA sample RISC-V designs☆14Oct 15, 2019Updated 6 years ago
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆40May 20, 2019Updated 7 years ago
- A c++ program to convert regular expression into Non-deterministic finite automata (NFA) using Thompson's construction.☆13Jul 28, 2018Updated 7 years ago
- ACM SoCC 2019, "Coupling Decentralized Key-Value Stores with Erasure Coding"☆15May 22, 2021Updated 5 years ago