ReconOS - Operating System for Reconfigurable Hardware
☆29Feb 4, 2022Updated 4 years ago
Alternatives and similar repositories for reconos
Users that are interested in reconos are comparing it to the libraries listed below
Sorting:
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Sep 3, 2021Updated 4 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Jul 11, 2016Updated 9 years ago
- Multi-Dataflow Composer (MDC) design suite☆11Feb 13, 2026Updated last month
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- ☆27Feb 15, 2025Updated last year
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆14Nov 12, 2025Updated 4 months ago
- Coarse Grained Reconfigurable Arrays with Chisel3☆12Jul 1, 2024Updated last year
- ☆16Oct 29, 2021Updated 4 years ago
- Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.☆13Nov 24, 2017Updated 8 years ago
- ☆16Aug 21, 2019Updated 6 years ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆20Dec 11, 2023Updated 2 years ago
- FINN+ is an extended version of FINN, a dataflow compiler for QNN inference on FPGAs. It is maintained by a group of researchers at Pader…☆45Updated this week
- soap - Structural Optimisation of Arithmetic Programs☆24May 9, 2016Updated 9 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Nov 15, 2019Updated 6 years ago
- FGPU is a soft GPU architecture general purpose computing☆61Nov 9, 2020Updated 5 years ago
- This is the implementation of our research system Illuminator that was published in ASPLOS 2018 with the title "Making Huge Pages Actuall…☆11Sep 11, 2020Updated 5 years ago
- Scripts to create a boot.bin file for linux on Xilinx Zync☆26Jun 3, 2016Updated 9 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- Past Pixels Camp t-shirt challenges☆13Apr 1, 2019Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Feb 20, 2026Updated last month
- ☆23Feb 23, 2016Updated 10 years ago
- ☆34Dec 24, 2015Updated 10 years ago
- Set of OpenCL microbenchmarks☆29Nov 19, 2025Updated 4 months ago
- "mmult" example using SDSoC for PYNQ board☆11Feb 23, 2017Updated 9 years ago
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 9 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- ☆13Oct 30, 2025Updated 4 months ago
- A c++ program to convert regular expression into Non-deterministic finite automata (NFA) using Thompson's construction.☆13Jul 28, 2018Updated 7 years ago
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆41May 20, 2019Updated 6 years ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆13Jun 3, 2025Updated 9 months ago
- 上位机软件与下位机FPGA采集卡实现UDP通信，接收发送的正弦波信号帧，并保存到本地文件☆13Apr 27, 2022Updated 3 years ago
- A quick Python 3 port of the FAdo Project☆14Mar 29, 2018Updated 7 years ago
- The FCUDA CUDA-to-RTL compiler☆21Jul 1, 2016Updated 9 years ago
- Early (now outdated) examples. Use PMDK instead.☆58Aug 20, 2015Updated 10 years ago
- Port of original C# WinForms XenAdmin into Qt so that it works natively on every OS☆43Updated this week
- A quick way to benchmark your CUDA compiler on a Linux environment☆26Mar 16, 2011Updated 15 years ago
- ☆25Mar 27, 2020Updated 5 years ago
- Unified Verification Environment☆17Jan 17, 2017Updated 9 years ago
- Plugin for VCV Rack☆15Dec 6, 2021Updated 4 years ago