ReconOS - Operating System for Reconfigurable Hardware
☆30Feb 4, 2022Updated 4 years ago
Alternatives and similar repositories for reconos
Users that are interested in reconos are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Zynq PR Management☆13Apr 20, 2016Updated 10 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- ☆26Feb 15, 2025Updated last year
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆15Nov 12, 2025Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Coarse Grained Reconfigurable Arrays with Chisel3☆12Jul 1, 2024Updated last year
- Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.☆13Nov 24, 2017Updated 8 years ago
- The code for both the framework and experiments from the NSDI '19 paper "Loom: Flexible and Efficient NIC Packet Scheduling"☆31Feb 4, 2019Updated 7 years ago
- Examples of how to use features of the Boost Graph Library. This repository is a staging area while the examples are prepared to be moved…☆15Feb 5, 2012Updated 14 years ago
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- ☆10Nov 8, 2019Updated 6 years ago
- Yosys Plugins☆22Jul 16, 2019Updated 6 years ago
- ☆16Aug 21, 2019Updated 6 years ago
- Fine Grain FPGA Overlay Architecture and Tools☆27Nov 5, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆22Dec 11, 2023Updated 2 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Nov 15, 2019Updated 6 years ago
- A utility for Composing FPGA designs from Peripherals☆188Dec 23, 2024Updated last year
- FGPU is a soft GPU architecture general purpose computing☆61Nov 9, 2020Updated 5 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- A simulator of a memory controller designed for hybrid DRAM+NVM.☆22Dec 28, 2015Updated 10 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- Synthesize Verilog to Minecraft redstone☆22Nov 9, 2024Updated last year
- Small footprint and configurable Inter-Chip communication cores☆66Feb 20, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆23Feb 23, 2016Updated 10 years ago
- Various data structures implementation, in STL style☆11Jul 26, 2021Updated 4 years ago
- Set of OpenCL microbenchmarks☆29Nov 19, 2025Updated 5 months ago
- ☆11Apr 9, 2019Updated 7 years ago
- "mmult" example using SDSoC for PYNQ board☆11Feb 23, 2017Updated 9 years ago
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 9 years ago
- ☆13Oct 30, 2025Updated 6 months ago
- PolarFire FPGA sample RISC-V designs☆14Oct 15, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆40May 20, 2019Updated 6 years ago
- A c++ program to convert regular expression into Non-deterministic finite automata (NFA) using Thompson's construction.☆13Jul 28, 2018Updated 7 years ago
- The FCUDA CUDA-to-RTL compiler☆21Jul 1, 2016Updated 9 years ago
- Early (now outdated) examples. Use PMDK instead.☆59Aug 20, 2015Updated 10 years ago
- A quick way to benchmark your CUDA compiler on a Linux environment☆27Mar 16, 2011Updated 15 years ago
- Plugin for VCV Rack☆16Dec 6, 2021Updated 4 years ago
- ☆30Jul 9, 2025Updated 9 months ago