ReconOS / reconosLinks
ReconOS - Operating System for Reconfigurable Hardware
☆29Updated 3 years ago
Alternatives and similar repositories for reconos
Users that are interested in reconos are comparing it to the libraries listed below
Sorting:
- Parallel Array of Simple Cores. Multicore processor.☆100Updated 6 years ago
- ☆24Updated 9 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆56Updated 5 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- DyRACT Open Source Repository☆16Updated 9 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- ☆63Updated 6 years ago
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated 10 months ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- A reconfigurable and extensible VLIW processor implemented in VHDL☆34Updated 10 years ago
- FGPU is a soft GPU architecture general purpose computing☆58Updated 4 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Torc: Tools for Open Reconfigurable Computing☆39Updated 8 years ago
- Core description files for FuseSoC☆124Updated 5 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 6 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆35Updated 3 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Updated last year
- A scala based simulator for circuits described by a LoFirrtl file☆48Updated 2 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 5 years ago