hdl-util / vga-text-mode
VGA-compatible text mode functionality
☆17Updated 4 years ago
Alternatives and similar repositories for vga-text-mode:
Users that are interested in vga-text-mode are comparing it to the libraries listed below
- Demo of hdmi on at 720p with VGA-compatible text mode and sound☆26Updated 2 years ago
- Mini CPU design with JTAG UART support☆20Updated 3 years ago
- DVI PMOD adapter (HDMI connector)☆28Updated 4 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- A complete HDMI transmitter implementation in VHDL☆23Updated 3 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 4 years ago
- Open-source HDMI/DVI transmitter for the Gowin GW1NSR-powered Tang Nano 4K☆24Updated 2 years ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆17Updated 3 months ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- Learn how to create your own 32-bit system from scratch.☆13Updated 3 years ago
- Simple fixed-cycle SDRAM Controller☆27Updated 5 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆28Updated 5 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- rtf8088☆10Updated 10 years ago
- PS2 interface☆18Updated 7 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- A SoC for DOOM☆17Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 3 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆57Updated 2 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆26Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- ☆26Updated 5 years ago
- mystorm sram test☆27Updated 7 years ago
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆40Updated 4 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- Design a CPU in VHDL☆11Updated 3 years ago