UVA-LavaLab / hopscotch
Hopscotch: A benchmark suite for memory performance evaluation
☆15Updated last month
Alternatives and similar repositories for hopscotch:
Users that are interested in hopscotch are comparing it to the libraries listed below
- A low-overhead tool to periodically collect system-wide hardware performance counters on Intel64 systems.☆33Updated 2 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆28Updated 7 months ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- A Shared Memory Multithreaded Graph Benchmark Suite for Multicores☆35Updated 2 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Updated 5 years ago
- Memory System Microbenchmarks☆62Updated 2 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- ☆34Updated 3 years ago
- ☆18Updated 5 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆43Updated 3 months ago
- The Splash-3 benchmark suite☆44Updated 2 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆32Updated this week
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 6 years ago
- a Pin tool for collecting microarchitecture-independent workload characteristics☆60Updated last year
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 6 years ago
- ☆13Updated 10 years ago
- ☆53Updated 5 years ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆82Updated last year
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated this week
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆33Updated 3 years ago
- GenStore is the first in-storage processing system designed for genome sequence analysis that greatly reduces both data movement and comp…☆13Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- VASim is a virtual homogeneous non-deterministic finite automata automata simulator and transformation tool. VASim can parse, transform, …☆36Updated 11 months ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆26Updated 10 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated last year
- Multiple approaches to statistical simulation for computer architects☆15Updated 4 years ago
- Measure instruction latency and throughput☆24Updated 2 months ago