A RISC-V CPU (Outdated: using priviledge v1.7)
☆26Apr 6, 2019Updated 6 years ago
Alternatives and similar repositories for Algol
Users that are interested in Algol are comparing it to the libraries listed below
Sorting:
- A portable parser combinator library that does not require a runtime☆13Sep 16, 2019Updated 6 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- CH32V003 is an ultra-cheap RISC-V MCU with 2KB SRAM, 16KB flash, and up to 18 GPIOs☆16Jan 21, 2023Updated 3 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- SPI core☆14Oct 25, 2019Updated 6 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17May 30, 2013Updated 12 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- open-source electronics prototyping platform☆28Jan 31, 2017Updated 9 years ago
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆93Jul 7, 2021Updated 4 years ago
- I2C controller core☆16Jun 1, 2022Updated 3 years ago
- MyHDL hardware design language encased in the tasty PygMyHDL wrapper.☆19Jan 22, 2026Updated last month
- Simple Verilog Parser In Python☆15Dec 31, 2017Updated 8 years ago
- A collection of MyHDL cores and tools for complex digital circuit design☆86Dec 23, 2018Updated 7 years ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆33Apr 13, 2021Updated 4 years ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆23Nov 15, 2018Updated 7 years ago
- Tiny CPU is a small 32-bit CPU done mostly as a hobby for educational purposes.☆35Jan 17, 2012Updated 14 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Jan 15, 2016Updated 10 years ago
- WebAssembly AST Forth☆20Nov 1, 2016Updated 9 years ago
- A parser written in rust for the wavefront .obj file format.☆28Jan 8, 2025Updated last year
- ☆26Sep 3, 2020Updated 5 years ago
- Example of general purpose computations on the GPU from JavaScript using WebGL☆29Apr 11, 2018Updated 7 years ago
- The J1 CPU☆173Oct 14, 2020Updated 5 years ago
- Compiler, loader, and simulator for the GA144 multi-computer chip☆34Feb 20, 2019Updated 7 years ago
- An Open Source configuration of the Arty platform☆131Jan 17, 2024Updated 2 years ago
- A simple, easily extendable, RISCV assembler for the RV32I subset in Python.☆30Aug 18, 2023Updated 2 years ago
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- Getting a Matrix Keypad working via Python. Works for 3x4 keypads & 4x4 keypads Also supports Raspberry Pi's GPIO, or the use of an I2C p…☆10Aug 21, 2022Updated 3 years ago
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆14Dec 29, 2025Updated 2 months ago
- Tomu FPGA (Fomu for short), a FPGA which fits inside your USB port!☆228Jan 10, 2023Updated 3 years ago
- Floating point modules for CHISEL☆32Nov 2, 2014Updated 11 years ago
- Human Resource Machine - CPU Design #HRM☆80Jul 26, 2025Updated 7 months ago
- CMod-S6 SoC☆45Jan 6, 2018Updated 8 years ago
- 32-bit RISC-V Forth for microcontrollers☆89Feb 19, 2025Updated last year
- Wishbone to AXI bridge (VHDL)☆44Aug 29, 2019Updated 6 years ago
- With TaskCreationHelper, you can create tasks for Business Programmers much easier.☆10Mar 4, 2024Updated last year
- An open-source redundant distributed storage network☆17Oct 3, 2014Updated 11 years ago
- Sample Python code that demonstrates how to use the Python client to work with Riak TS (Time Series)☆11Aug 30, 2016Updated 9 years ago