AngelTerrones / AlgolLinks
A RISC-V CPU (Outdated: using priviledge v1.7)
☆25Updated 6 years ago
Alternatives and similar repositories for Algol
Users that are interested in Algol are comparing it to the libraries listed below
Sorting:
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- A reimplementation of a tiny stack CPU☆84Updated last year
- mystorm sram test☆28Updated 7 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆61Updated last month
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆56Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- A CPU on an FPGA that you can play Zork on☆49Updated 8 years ago
- FPGA Odysseus with ULX3S☆66Updated last year
- Minimal microprocessor☆21Updated 8 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆89Updated 6 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated 2 years ago
- Open Processor Architecture☆26Updated 9 years ago
- ☆68Updated 2 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆74Updated 6 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆70Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆45Updated 4 months ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Using the TinyFPGA BX USB code in user designs☆50Updated 6 years ago
- ☆61Updated last year
- LatticeMico32 soft processor☆106Updated 10 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆29Updated 10 months ago