MyHDL hardware design language encased in the tasty PygMyHDL wrapper.
☆19Jan 22, 2026Updated 9 months ago
Alternatives and similar repositories for pygmyhdl
Users that are interested in pygmyhdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆93Jul 7, 2021Updated 5 years ago
- A very simple UART implementation in MyHDL☆17Aug 21, 2014Updated 12 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Jan 22, 2026Updated 9 months ago
- Jupyter notebook describing, simulating, and comparing two hardware-based circuits for sorting a list of numbers.☆11Feb 25, 2016Updated 10 years ago
- A simple low-resource usage Kalman Filter using shared resources - in MyHDL☆10Oct 7, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Educational materials and tooling for digital HDL synthesis in Python with myHDL☆36Sep 24, 2018Updated 8 years ago
- ☆19Dec 15, 2023Updated 2 years ago
- GUI utility for searching and selecting parts and footprints for use with SKiDL.☆11Nov 2, 2023Updated 2 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Jan 15, 2016Updated 10 years ago
- A complete listing of components for EDAsolver.☆12May 28, 2024Updated 2 years ago
- Utilities for MyHDL☆19Dec 15, 2023Updated 2 years ago
- Inject/eject JSON data to/from KiCad files.☆14Apr 13, 2026Updated 6 months ago
- Contains examples to start with Kactus2.☆25Aug 5, 2024Updated 2 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆13Sep 7, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Utility to convert a KiCad netlist into a PCBNEW .kicad_pcb file.☆16Nov 4, 2025Updated 11 months ago
- Gather and display information on Github repositories that match a given topic.☆17Updated this week
- The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.☆63Feb 27, 2024Updated 2 years ago
- PCBNEW plugin that highlights pads on a PCB that meet specified criteria (part, unit, number, name, and function).☆26Sep 17, 2021Updated 5 years ago
- Agentic KiCad PCB design workflow for SKiDL — architect, source, code, and verify circuits with AI agents.☆24Apr 8, 2026Updated 6 months ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- User-centered experiments with the Sipeed Tang Nano FPGA Board.☆15Jun 29, 2021Updated 5 years ago
- 2d Images processing system with FPGA (Zynq 7k) from two dragster linescanner (DR-2k-7)☆13Sep 15, 2017Updated 9 years ago
- ☆64Jul 21, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Module containing components footprints used in the KiCad template for the Raspberry Pi B+ Hat.☆16Jul 7, 2021Updated 5 years ago
- ☆18Oct 25, 2021Updated 5 years ago
- A Xilinx IP Core and App for line scanner image capture and store☆12Sep 5, 2017Updated 9 years ago
- Blink demo, showing how to use the PRU microcontroller on the PocketBeagle☆11Nov 28, 2017Updated 8 years ago
- hardware library for hwt (= ipcore repo)☆45Oct 17, 2026Updated 2 weeks ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 8 months ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 8 years ago
- FPGA configuration and verilog source code for the S.U.R.F.E.R. MAX10 10M02 FPGA☆12Sep 19, 2021Updated 5 years ago
- A collection of MyHDL cores and tools for complex digital circuit design☆87Dec 23, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 5 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 5 years ago
- ☆14May 2, 2016Updated 10 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆21Sep 3, 2019Updated 7 years ago
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 7 years ago
- A Python-based Spice Simulator☆11Jun 17, 2021Updated 5 years ago
- A MyHDL library of basic design components, e.g. memory, fifo, multiplexor, de-multiplexor, arbiter, etc.☆18Feb 20, 2020Updated 6 years ago