Gate-Level Simulation on a GPU
☆10Nov 22, 2016Updated 9 years ago
Alternatives and similar repositories for parallel-logic-networks
Users that are interested in parallel-logic-networks are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆17Dec 10, 2018Updated 7 years ago
- ☆12Sep 29, 2021Updated 4 years ago
- StarUML Extension for Generating Getters and Setters☆10May 13, 2022Updated 3 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- 三维显示相关内容☆11Aug 25, 2017Updated 8 years ago
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆42Jun 6, 2021Updated 4 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- ☆13Jul 6, 2018Updated 7 years ago
- A template set for writing semantics in LaTeX☆12Aug 17, 2015Updated 10 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 5 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- OCaml syntax extension for synchronous programming...☆32Aug 17, 2023Updated 2 years ago
- Attempt to make a python based Operating System, it means that we use language feature to provide security instead of using hardware as i…☆10Jul 22, 2016Updated 9 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- A very basic 160 4bpp snes superfx demo☆16Sep 10, 2024Updated last year
- ☆15Jun 30, 2025Updated 8 months ago
- Newly made ISA8 sound card. Replica to "Music Sintez Cell" from old soviet "Agat" PC☆18Oct 17, 2022Updated 3 years ago
- Fully verified model checker for realtime systems☆17Sep 2, 2022Updated 3 years ago
- Continuous REactive SysTems DSL☆18Oct 28, 2019Updated 6 years ago
- ☆11Aug 8, 2018Updated 7 years ago
- A Z80 Instruction Set Exerciser for CP/M-80☆12Jun 15, 2025Updated 9 months ago
- Convert C files into Verilog☆21Jan 27, 2019Updated 7 years ago
- Crossassembler for changing x86 into 6502 assembly code. Other CPU's like Z80 will be added in the future.☆15Oct 9, 2018Updated 7 years ago
- Scripts to create cartoons of 3D genomes☆12Feb 27, 2024Updated 2 years ago
- EDA wiki☆54Mar 1, 2023Updated 3 years ago
- Implemented gshare, tournament, perceptron branch predictors along with a combination of gshare and tournament☆13Feb 13, 2018Updated 8 years ago
- Elbrus 2000 (e2k) backend to LCC (Little C Compiler)☆22Sep 9, 2022Updated 3 years ago
- Text based gender classification☆11May 1, 2015Updated 10 years ago
- ☆10Dec 17, 2022Updated 3 years ago
- Project of Addison Elliott and Dan Ashbaugh to create IC layout of 32-bit custom CPU used in teaching digital design at SIUE.☆14Nov 29, 2018Updated 7 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 7 years ago
- ☆13Jan 9, 2026Updated 2 months ago
- A Python module for parsing VGM (Video Game Music) files☆14Aug 3, 2017Updated 8 years ago
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆13May 22, 2025Updated 10 months ago
- ☆21Oct 2, 2016Updated 9 years ago
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆22Apr 28, 2021Updated 4 years ago
- An ARINC653 kernel simulator implementing ARINC653's Communication and the Time and Space Partitioning concept (TSP)☆19Jan 13, 2017Updated 9 years ago
- A hello world like app for the Sony Playstation Portable handheld videogame system (PSP)☆14May 31, 2023Updated 2 years ago
- ☆12Jul 15, 2016Updated 9 years ago