RohanNagar / parallel-logic-networksLinks
Gate-Level Simulation on a GPU
☆10Updated 8 years ago
Alternatives and similar repositories for parallel-logic-networks
Users that are interested in parallel-logic-networks are comparing it to the libraries listed below
Sorting:
- Benchmarks for Yosys development☆24Updated 5 years ago
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆21Updated 4 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆25Updated last week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆12Updated 6 years ago
- KLayout technology files for ASAP7 FinFET educational process☆20Updated 2 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated last month
- ☆26Updated 4 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆46Updated 9 months ago
- A Verilog Synthesis Regression Test☆37Updated last year
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- An open-source custom cache generator.☆34Updated last year
- Debuggable hardware generator☆69Updated 2 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 2 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆29Updated 12 years ago
- CMake based hardware build system☆23Updated 2 weeks ago
- SRAM☆8Updated 4 years ago
- ☆36Updated 2 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- Polyhedral Compilation tool for High Level Synthesis.☆10Updated 11 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆23Updated last week
- ☆18Updated 11 months ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆33Updated 2 weeks ago
- LibreSilicon's Standard Cell Library Generator☆18Updated last year
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- M-extension for RISC-V cores.☆31Updated 6 months ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago