RohanNagar / parallel-logic-networksLinks
Gate-Level Simulation on a GPU
☆10Updated 8 years ago
Alternatives and similar repositories for parallel-logic-networks
Users that are interested in parallel-logic-networks are comparing it to the libraries listed below
Sorting:
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆22Updated 4 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆34Updated 10 years ago
- Debuggable hardware generator☆69Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Demo SoC for SiliconCompiler.☆60Updated 2 months ago
- The PE for the second generation CGRA (garnet).☆17Updated 3 months ago
- IRSIM switch-level simulator for digital circuits☆34Updated 4 months ago
- Xilinx Unisim Library in Verilog☆82Updated 5 years ago
- Visual Simulation of Register Transfer Logic☆99Updated 5 months ago
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- SoftCPU/SoC engine-V☆54Updated 4 months ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Mutation Cover with Yosys (MCY)☆85Updated last month
- mantle library☆44Updated 2 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆37Updated 5 months ago
- ☆27Updated 5 months ago
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- ☆26Updated 4 years ago
- RTLCheck☆22Updated 6 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated 11 months ago
- Open Processor Architecture☆26Updated 9 years ago
- KLayout technology files for ASAP7 FinFET educational process☆21Updated 2 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- A Tiny Processor Core☆110Updated 3 weeks ago
- A powerful and modern open-source architecture description language.☆42Updated 7 years ago