Alternatives and similar repositories for accomdemy_rv32i:

Users that are interested in accomdemy_rv32i are comparing it to the libraries listed below

• yutongshen / RISC-V_SoC
  ☆35Updated last year
• kuopinghsu / srv32
  Simple 3-stage pipeline RISC-V processor
  ☆139Updated 10 months ago
• yutongshen / RISC-V-Emulator
  ☆29Updated last month
• mathis-s / SoomRV
  A simple superscalar out-of-order RISC-V microprocessor
  ☆197Updated last month
• ypctw / ICDC-undergrad
  Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽
  ☆14Updated 2 years ago
• hankshyu / ICLab-2023
  Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)
  ☆108Updated 6 months ago
• albertfan1120 / NTU_CVSD_2021
  Computer-Aided VLSI System Design
  ☆18Updated 5 months ago
• gundambox / DIY_OpenMIPS
  實作《自己動手寫CPU》書上的程式碼
  ☆60Updated 6 years ago
• max2468tw / IC_Lab
  NCTU 2018 Spring Integrated Circuit Design Laboratory
  ☆24Updated 6 years ago
• eisl-nctu / aquila
  Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.
  ☆30Updated last year
• Multimedia-Processing / Digital-Logic-Design
  透過數位邏輯結合VHDL與Verilog的過程，作為從基礎數位邏輯到計算機系統結構，並實作出一顆CPU的教學書籍，希望未來可以成為教學範例檔案。目前將開發轉移到GitLab，因為可以呈現數學與MUL圖。
  ☆18Updated last year
• Ni-ChiTing / IC_contest_cell_based_design
  ☆11Updated 3 years ago
• mirkat1206 / 2021_Spring_NCTU_ICLAB
  NCTU 2021 Spring Integrated Circuit Design Laboratory
  ☆174Updated last year
• derek8955 / ic_contest
  IC Contest
  ☆33Updated last year
• VenciFreeman / RISC-V
  A simple RISC-V CPU written in Verilog.
  ☆62Updated 7 months ago
• XDEv11 / ICLAB-2022-FALL
  ☆32Updated last year
• bol-edu / caravel-soc
  ☆28Updated last year
• ultraembedded / riscv_soc
  Basic RISC-V Test SoC
  ☆118Updated 5 years ago
• jasonlin316 / RISC-V-CPU
  A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.
  ☆126Updated 5 years ago
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆210Updated 4 years ago
• bol-edu / HLS-SOC-Discussions
  Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.
  ☆51Updated last year
• asfhiolNick / NTU_CVSD_202201
  楊家驤老師的"電腦輔助積體電路系統設計"作業(CVSD)
  ☆29Updated 5 months ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆247Updated 4 months ago
• 4a1c0 / RV32i-Verilog
  Simple RiscV core for academic purpose.
  ☆22Updated 4 years ago
• laplaceyc / VLSI_Design-Implementation
  This repo is "NTHU VLSI System Design and Implementation" course project.
  ☆12Updated 8 years ago
• max410011 / IC-Contest
  ☆15Updated last year
• PulseRain / Reindeer
  PulseRain Reindeer - RISCV RV32I[M] Soft CPU
  ☆127Updated 5 years ago
• martinKindall / risc-v-single-cycle
  A Single Cycle Risc-V 32 bit CPU
  ☆39Updated 2 years ago
• Fraunhofer-IMS / airisc_core_complex
  Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.
  ☆89Updated last year
• pulp-platform / iDMA
  A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)
  ☆139Updated 3 weeks ago