accomdemy / accomdemy_rv32iLinks
伴伴學 RISC-V RV32I Architecture CPU
☆29Updated 2 years ago
Alternatives and similar repositories for accomdemy_rv32i
Users that are interested in accomdemy_rv32i are comparing it to the libraries listed below
Sorting:
- ☆36Updated last year
- ☆30Updated 3 months ago
- Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.☆30Updated last year
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆122Updated 8 months ago
- Simple 3-stage pipeline RISC-V processor☆139Updated last year
- Computer-Aided VLSI System Design☆20Updated 7 months ago
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆24Updated 6 years ago
- ☆12Updated 4 years ago
- A simple superscalar out-of-order RISC-V microprocessor☆205Updated 3 months ago
- IC Contest☆35Updated 2 years ago
- 透過數位邏輯結合VHDL與Verilog的過程,作為從基礎數位邏輯到計算機系統結構,並實作出一顆CPU的教學書籍,希望未來可以成為教學範例檔案。目前將開發轉移到GitLab,因為可以呈現數學與MUL圖。☆18Updated last year
- ☆28Updated last year
- 實作《自己動手寫CPU》書上的程式碼☆63Updated 6 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆130Updated 5 years ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆16Updated 3 years ago
- ☆37Updated 2 years ago
- Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.☆52Updated last year
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆10Updated 5 months ago
- 楊家驤老師的"電腦輔助積體電路系統設計"作業(CVSD)☆29Updated 8 months ago
- things about Verilog hardware description language☆17Updated 6 years ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆13Updated 8 years ago
- NCTU 2021 Spring Integrated Circuit Design Laboratory