Alternatives and similar repositories for accomdemy_rv32i

Users that are interested in accomdemy_rv32i are comparing it to the libraries listed below

• yutongshen / RISC-V_SoC
  ☆38Updated 2 years ago
• mathis-s / SoomRV
  A simple superscalar out-of-order RISC-V microprocessor
  ☆217Updated 7 months ago
• kuopinghsu / srv32
  Simple 3-stage pipeline RISC-V processor
  ☆142Updated 3 weeks ago
• yutongshen / RISC-V-Emulator
  ☆32Updated 7 months ago
• gundambox / DIY_OpenMIPS
  實作《自己動手寫CPU》書上的程式碼
  ☆64Updated 7 years ago
• eisl-nctu / aquila
  Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.
  ☆34Updated last year
• hankshyu / ICLab-2023
  Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)
  ☆137Updated last year
• albertfan1120 / NTU_CVSD_2021
  Computer-Aided VLSI System Design
  ☆23Updated 11 months ago
• mirkat1206 / 2021_Spring_NCTU_ICLAB
  NCTU 2021 Spring Integrated Circuit Design Laboratory
  ☆187Updated 2 years ago
• VenciFreeman / RISC-V
  A simple RISC-V CPU written in Verilog.
  ☆66Updated last year
• Ni-ChiTing / IC_contest_cell_based_design
  ☆14Updated 4 years ago
• Multimedia-Processing / Digital-Logic-Design
  透過數位邏輯結合VHDL與Verilog的過程，作為從基礎數位邏輯到計算機系統結構，並實作出一顆CPU的教學書籍，希望未來可以成為教學範例檔案。目前將開發轉移到GitLab，因為可以呈現數學與MUL圖。
  ☆18Updated last year
• max2468tw / IC_Lab
  NCTU 2018 Spring Integrated Circuit Design Laboratory
  ☆24Updated 7 years ago
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆217Updated 5 years ago
• ypctw / ICDC-undergrad
  Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽
  ☆19Updated 3 years ago
• bol-edu / caravel-soc
  ☆30Updated 2 years ago
• lowRISC / ariane
  Ariane is a 6-stage RISC-V CPU
  ☆146Updated 5 years ago
• raster-gpu / raster-i
  A 3D FPGA GPU for real-time rasterization with a tile-based deferred rendering (TBDR) architecture, featuring transform & lighting (T&L),…
  ☆243Updated 9 months ago
• jasonlin316 / RISC-V-CPU
  A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.
  ☆136Updated 5 years ago
• XUANTIE-RV / opene902
  OpenXuantie - OpenE902 Core
  ☆156Updated last year
• XUANTIE-RV / opene906
  OpenXuantie - OpenE906 Core
  ☆140Updated last year
• mariusmm / RISC-V-TLM
  RISC-V SystemC-TLM simulator
  ☆325Updated 9 months ago
• XDEv11 / ICLAB-2022-FALL
  ☆41Updated 2 years ago
• chunzhimu / Verilog-HDL
  things about Verilog hardware description language
  ☆17Updated 7 years ago
• cnrv / RISCV-East-Asia-Biweekly-Sync
  Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.
  ☆23Updated 2 months ago
• bol-edu / HLS-SOC-Discussions
  Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.
  ☆54Updated 2 years ago
• derek8955 / ic_contest
  IC Contest
  ☆41Updated 2 years ago
• openhwgroup / cva6-sdk
  CVA6 SDK containing RISC-V tools and Buildroot
  ☆74Updated 3 months ago
• Xilinx / libsystemctlm-soc
  SystemC/TLM-2.0 Co-simulation framework
  ☆256Updated 4 months ago
• cnrv / fpga-rocket-chip
  Wrapper for Rocket-Chip on FPGAs
  ☆137Updated 3 years ago