Alternatives and similar repositories for accomdemy_rv32i

Users that are interested in accomdemy_rv32i are comparing it to the libraries listed below

• yutongshen / RISC-V_SoC
  ☆37Updated last year
• albertfan1120 / NTU_CVSD_2021
  Computer-Aided VLSI System Design
  ☆20Updated 8 months ago
• max2468tw / IC_Lab
  NCTU 2018 Spring Integrated Circuit Design Laboratory
  ☆24Updated 7 years ago
• yutongshen / RISC-V-Emulator
  ☆31Updated 4 months ago
• eisl-nctu / aquila
  Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.
  ☆32Updated last year
• kuopinghsu / srv32
  Simple 3-stage pipeline RISC-V processor
  ☆139Updated last year
• Ni-ChiTing / IC_contest_cell_based_design
  ☆12Updated 4 years ago
• mathis-s / SoomRV
  A simple superscalar out-of-order RISC-V microprocessor
  ☆207Updated 4 months ago
• Multimedia-Processing / Digital-Logic-Design
  透過數位邏輯結合VHDL與Verilog的過程，作為從基礎數位邏輯到計算機系統結構，並實作出一顆CPU的教學書籍，希望未來可以成為教學範例檔案。目前將開發轉移到GitLab，因為可以呈現數學與MUL圖。
  ☆18Updated last year
• hankshyu / ICLab-2023
  Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)
  ☆123Updated 9 months ago
• derek8955 / ic_contest
  IC Contest
  ☆36Updated 2 years ago
• ypctw / ICDC-undergrad
  Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽
  ☆16Updated 3 years ago
• gundambox / DIY_OpenMIPS
  實作《自己動手寫CPU》書上的程式碼
  ☆63Updated 6 years ago
• bol-edu / course-lab_1
  Board: PYNQ-Z2, Vitis version: 2022.1
  ☆19Updated 9 months ago
• bol-edu / HLS-SOC-Discussions
  Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.
  ☆52Updated last year
• yuyuranium / RTOS-Project-2023-riscv-freertos-on-pynq
  Porting FreeRTOS to a RISC-V based system on PYNQ-Z2
  ☆10Updated 6 months ago
• mirkat1206 / 2021_Spring_NCTU_ICLAB
  NCTU 2021 Spring Integrated Circuit Design Laboratory
  ☆182Updated 2 years ago
• eisl-nctu / falco
  A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.
  ☆16Updated 3 years ago
• laplaceyc / VLSI_Design-Implementation
  This repo is "NTHU VLSI System Design and Implementation" course project.
  ☆13Updated 8 years ago
• XDEv11 / ICLAB-2022-FALL
  ☆37Updated 2 years ago
• zli87 / Integrated_Circuit_Design_Laboratory_IC_Lab
  Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.
  ☆23Updated 3 years ago
• ninolomata / bao-cva6-guide
  ☆12Updated last year
• jasonlin316 / RISC-V-CPU
  A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.
  ☆130Updated 5 years ago
• bol-edu / caravel-soc
  ☆28Updated last year
• mmxsrup / axi4-interface
  AXI4 and AXI4-Lite interface definitions
  ☆94Updated 4 years ago
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆215Updated 4 years ago
• cnrv / RVSC2023
  RISC-V Summit China 2023
  ☆40Updated last year
• chunzhimu / Verilog-HDL
  things about Verilog hardware description language
  ☆17Updated 6 years ago
• 02stevenyang850527 / CVSD
  Computer-aided VLSI System design, EEE 5022, National Taiwan University, 2018 Spring
  ☆18Updated 6 years ago
• chipsalliance / rocket-tools
  Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)
  ☆55Updated last year