Alternatives and similar repositories for accomdemy_rv32i

Users that are interested in accomdemy_rv32i are comparing it to the libraries listed below

• yutongshen / RISC-V_SoC
  ☆35Updated last year
• yutongshen / RISC-V-Emulator
  ☆30Updated 3 months ago
• kuopinghsu / srv32
  Simple 3-stage pipeline RISC-V processor
  ☆140Updated 11 months ago
• mathis-s / SoomRV
  A simple superscalar out-of-order RISC-V microprocessor
  ☆205Updated 2 months ago
• albertfan1120 / NTU_CVSD_2021
  Computer-Aided VLSI System Design
  ☆18Updated 6 months ago
• hankshyu / ICLab-2023
  Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)
  ☆119Updated 8 months ago
• eisl-nctu / aquila
  Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.
  ☆30Updated last year
• bol-edu / HLS-SOC-Discussions
  Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.
  ☆51Updated last year
• ypctw / ICDC-undergrad
  Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽
  ☆16Updated 3 years ago
• gundambox / DIY_OpenMIPS
  實作《自己動手寫CPU》書上的程式碼
  ☆60Updated 6 years ago
• derek8955 / ic_contest
  IC Contest
  ☆35Updated 2 years ago
• max2468tw / IC_Lab
  NCTU 2018 Spring Integrated Circuit Design Laboratory
  ☆24Updated 6 years ago
• mirkat1206 / 2021_Spring_NCTU_ICLAB
  NCTU 2021 Spring Integrated Circuit Design Laboratory
  ☆178Updated 2 years ago
• bol-edu / caravel-soc
  ☆28Updated last year
• Ni-ChiTing / IC_contest_cell_based_design
  ☆12Updated 3 years ago
• VenciFreeman / RISC-V
  A simple RISC-V CPU written in Verilog.
  ☆62Updated 9 months ago
• jasonlin316 / RISC-V-CPU
  A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.
  ☆129Updated 5 years ago
• Multimedia-Processing / Digital-Logic-Design
  透過數位邏輯結合VHDL與Verilog的過程，作為從基礎數位邏輯到計算機系統結構，並實作出一顆CPU的教學書籍，希望未來可以成為教學範例檔案。目前將開發轉移到GitLab，因為可以呈現數學與MUL圖。
  ☆18Updated last year
• XDEv11 / ICLAB-2022-FALL
  ☆37Updated 2 years ago
• dpretet / axi-crossbar
  An AXI4 crossbar implementation in SystemVerilog
  ☆148Updated this week
• 02stevenyang850527 / CVSD
  Computer-aided VLSI System design, EEE 5022, National Taiwan University, 2018 Spring
  ☆17Updated 6 years ago
• max410011 / IC-Contest
  ☆16Updated 2 years ago
• asfhiolNick / NTU_CVSD_202201
  楊家驤老師的"電腦輔助積體電路系統設計"作業(CVSD)
  ☆29Updated 7 months ago
• bol-edu / caravel-soc_fpga-lab
  ☆17Updated last month
• ninolomata / bao-cva6-guide
  ☆12Updated last year
• danshanley / FPU
  IEEE 754 floating point unit in Verilog
  ☆135Updated 8 years ago
• eisl-nctu / falco
  A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.
  ☆16Updated 3 years ago
• HsuChiChen / nycu-iclab-2023-fall
  交通大學iclab 2023 fall
  ☆28Updated 6 months ago
• lizhirui / AXI_spec_chinese
  AXI协议规范中文翻译版
  ☆149Updated 2 years ago
• yuyuranium / RTOS-Project-2023-riscv-freertos-on-pynq
  Porting FreeRTOS to a RISC-V based system on PYNQ-Z2
  ☆10Updated 4 months ago