A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL
☆96Dec 5, 2019Updated 6 years ago
Alternatives and similar repositories for RISCV_CPU
Users that are interested in RISCV_CPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆368Jan 12, 2018Updated 8 years ago
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 5 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Jun 19, 2026Updated 2 weeks ago
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated 10 months ago
- A simple RISC-V CPU written in Verilog.☆70Mar 16, 2026Updated 3 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆20Jul 18, 2019Updated 6 years ago
- Public repository for "Numerical Methods for Data Science" (SJTU, May-June 2019)☆18Jun 13, 2019Updated 7 years ago
- A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA wi…☆16Jan 4, 2020Updated 6 years ago
- An implementation of the Raft consensus protocol.☆14Aug 6, 2018Updated 7 years ago
- RISC-V CPU Core (RV32IM)☆1,743Sep 18, 2021Updated 4 years ago
- 5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.☆214Jun 5, 2021Updated 5 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 4 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆70May 8, 2021Updated 5 years ago
- This is the fork of CVA6 intended for PULP development.☆23Jun 27, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Lecture notes of Probability Theory.☆50Jun 20, 2018Updated 8 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- ☆14Sep 8, 2019Updated 6 years ago
- ☆19Feb 27, 2023Updated 3 years ago
- A MIPS CPU implemented in Verilog☆73Sep 12, 2017Updated 8 years ago
- ☆15Nov 24, 2018Updated 7 years ago
- Explore Fibonacci, Galois, and State Space Linear Feedback Shift Register (LFSR) sequence generators☆13Dec 29, 2020Updated 5 years ago
- A Y86-64 processor implemented using Verilog☆16Aug 21, 2021Updated 4 years ago
- 国科大一生一芯第二期: RISCV-64 五级流水线CPU☆19Apr 17, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆30Oct 3, 2023Updated 2 years ago
- 32-bit soft RISCV processor for FPGA applications☆19Nov 25, 2023Updated 2 years ago
- Compress, Deploy and Inference YOLOv7 on low-cost MCUs☆14Oct 30, 2025Updated 8 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Jul 17, 2023Updated 2 years ago
- Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.☆18Apr 28, 2026Updated 2 months ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆82Apr 28, 2026Updated 2 months ago
- Verilog implementation of a RISC-V core☆141Oct 11, 2018Updated 7 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆81Nov 8, 2025Updated 7 months ago
- A picorv32 RISC-V processor with some very simple memory and peripherals. For Terasic DE-0 Nano☆13Apr 15, 2019Updated 7 years ago
- constexpr is fun.☆13Jun 17, 2018Updated 8 years ago
- ☆30Oct 3, 2022Updated 3 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 6 years ago