antmicro / sodimm-ddr5-testerView external linksLinks
FPGA-driven memory tester for SO-DIMM DDR5 memory sticks
☆30Dec 11, 2025Updated 2 months ago
Alternatives and similar repositories for sodimm-ddr5-tester
Users that are interested in sodimm-ddr5-tester are comparing it to the libraries listed below
Sorting:
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Multi-agent AI system using GPT-4o, DeepSeek v3, and Llama 3.3 to detect if CVE vulnerabilities were exploited as zero-days. Analyzes…☆19Updated this week
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆38Updated this week
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- ☆44Updated this week
- User Space NVMe Driver☆27May 19, 2016Updated 9 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- ☆13Jan 22, 2026Updated 3 weeks ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- Active balancing system simulink and PCB designer with Altium designer.☆12Jul 30, 2020Updated 5 years ago
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆109Aug 10, 2025Updated 6 months ago
- Verilog hardware abstraction library☆45Feb 4, 2026Updated last week
- UNSUPPORTED INTERNAL toolchain builds☆47Feb 4, 2026Updated last week
- 0 - 32 MHz full spectrum and SDR Receiver with a very cheap FPGA board☆49Aug 20, 2024Updated last year
- mechatronics firmware☆13Apr 14, 2025Updated 10 months ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 6 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- ☆10Oct 18, 2024Updated last year
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- Code repository for my articles on blogs.embarcadero.com and pythongui.org.☆13Feb 6, 2025Updated last year
- Time management library for embedded devices☆12Apr 21, 2019Updated 6 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 2 years ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆15Nov 18, 2025Updated 2 months ago
- ☆14Mar 25, 2024Updated last year
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- ☆10Nov 22, 2021Updated 4 years ago
- ☆13Updated this week
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- petiger的版本发布☆10Dec 3, 2020Updated 5 years ago
- ☆14Mar 26, 2025Updated 10 months ago
- Command line program that outputs ASCII art of the current moon phase. (Vibe coding experiment in Python.)☆29Aug 20, 2025Updated 5 months ago
- ☆12May 8, 2025Updated 9 months ago
- Battery Management System for safe operation of Li-ion NMC cell for Nissan Leaf WLTP and Ather 450 MNEDC drive cycles for charge and disc…☆14Oct 24, 2020Updated 5 years ago
- Mit diesem Tool können die aus Fahrzeuglevel pOCV Kurven, sowohl DVA, als auch ICA Kurven abgeleitet werden.☆12Aug 7, 2024Updated last year
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆16Aug 24, 2024Updated last year