FPGA-driven memory tester for SO-DIMM DDR5 memory sticks
☆34Dec 11, 2025Updated 8 months ago
Alternatives and similar repositories for sodimm-ddr5-tester
Users that are interested in sodimm-ddr5-tester are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA-based DRAM tester supporting RDIMM DDR5 memories☆38Apr 16, 2026Updated 4 months ago
- Flexible PCB designed to interface Allied Vision embedded vision cameras that feature MIPI CSI-2 with a range of hardware platforms by An…☆13Aug 7, 2023Updated 3 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 3 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- ☆15Apr 18, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆16Jul 28, 2022Updated 4 years ago
- IO expansion board compatible with Digilent Arty A7☆14Aug 7, 2023Updated 3 years ago
- A tool for decomposing DRAM address mapping into component-level functions☆16Jun 12, 2025Updated last year
- Official repository for "Thermal Chameleon Net: Task-Adaptive Tone-mapping for Thermal-Infrared images"☆13Nov 18, 2025Updated 9 months ago
- Simple tool for recording keyboard and mouse macros that can be played back later☆11Jun 22, 2018Updated 8 years ago
- Experimental development board interfacing Xilinx Kintex-7 FPGA with LPDDR4 SDRAM☆50Dec 11, 2025Updated 8 months ago
- Notes on the Eclypse Z7 development board☆17Apr 9, 2026Updated 4 months ago
- An FPGA implementation of a digital storage oscilloscope.☆28Apr 20, 2017Updated 9 years ago
- Experimental GMSL2 serializer board compatible with Antmicro MIPI CSI video accessories☆22Mar 21, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆40Aug 30, 2022Updated 3 years ago
- A cross-platform S-parameter Viewer written in Python.☆15Updated this week
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- ☆13May 8, 2025Updated last year
- GPT fdisk partitioning tool for use under UEFI environments.☆16Nov 27, 2024Updated last year
- Raw image/video data analyzer☆51Jan 29, 2025Updated last year
- Open-source inmarsat-C cli decoder, based on inmarsatc library.☆18Jul 30, 2022Updated 4 years ago
- Automates signal integrity (SI) and power integrity (PI) related simulations.☆17Aug 1, 2026Updated 2 weeks ago
- An Altium to Kicad PCB convertor written in C#☆20Apr 9, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 📕 A book about Algorithms and Data Structures (PL)☆20Aug 8, 2024Updated 2 years ago
- ☆25Aug 7, 2023Updated 3 years ago
- A survey of manufacturer-provided DRAM operating parameters and timings as specified by DRAM chip datasheets from between 1970 and 2021. …☆11May 4, 2022Updated 4 years ago
- Artifacts for "Phoenix: Rowhammer Attacks on DDR5 with Self-Correcting Synchronization" (IEEE S&P '26)☆74May 14, 2026Updated 3 months ago
- ☆11Jun 29, 2022Updated 4 years ago
- CSI to FDP link serializer board based on the Texas instruments DS90UB953 up to 2.3MP/60fps. Power over coax implementation at 24V cable …☆11Oct 19, 2023Updated 2 years ago
- AXI Formal Verification IP☆25Apr 28, 2021Updated 5 years ago
- JAX interpreter for Vulkan☆17Jun 1, 2021Updated 5 years ago
- Support Repository of "How to make RISC-V Microcomputer using FPGA for programmer"☆18Jul 30, 2019Updated 7 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Meno is a tool for visualizing hierarchical data, such as synthesized circuit sizes. It can be built into a single, standalone HTML file.…☆21Nov 3, 2025Updated 9 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆65Nov 14, 2025Updated 9 months ago
- M.2 PCIe Artix 7 FPGA Accelerator Card☆35Mar 17, 2025Updated last year
- Active balancing system simulink and PCB designer with Altium designer.☆14Jul 30, 2020Updated 6 years ago
- Firmware, schematic and board drawings for the CANine USBC↔︎CAN adapter☆13May 3, 2024Updated 2 years ago
- Reverse Protected 18650 Lithium-Ion Charging Unit☆13Jun 20, 2020Updated 6 years ago
- HDL and software samples for interfacing the XEM7320 with various SYZYGY peripherals.☆13Nov 14, 2019Updated 6 years ago