antmicro / sodimm-ddr5-tester
An experimental, FPGA-driven tester for SO-DIMM DDR5 memory sticks
☆11Updated 5 months ago
Alternatives and similar repositories for sodimm-ddr5-tester:
Users that are interested in sodimm-ddr5-tester are comparing it to the libraries listed below
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆20Updated last year
- Bitstream to Verilog decompiler for Lattice FPGA ECP5 chip.☆20Updated 3 years ago
- Open source Logic Analyzer based on LiteX SoC☆25Updated 3 months ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆23Updated 3 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆21Updated 5 years ago
- ☆12Updated 3 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- Project Trellis database☆13Updated last year
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12Updated 7 years ago
- Library to convert a FASM file into BELs importable into Vivado.☆12Updated last year
- USB 1.1 Device IP Core☆20Updated 7 years ago
- LiteX LUNA USB stack integration☆14Updated 2 years ago
- C3-Simulator is a Simics-based functional simulator for the X86 C3 processor, including library and kernel support for pointer and data e…☆17Updated 2 weeks ago
- Program to scan for malicious FPGA designs.☆14Updated 4 years ago
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆13Updated 11 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago
- ☆25Updated 4 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆22Updated 5 years ago
- Interface for exposing raw NAND i/o over UART to enable pc-side modification.☆20Updated 7 years ago
- An example that shows how to map a design to a custom cell library.☆12Updated 2 years ago
- PCIe analyzer experiments☆52Updated 4 years ago
- FPGA 80186 IBM PC compatible system for Altera Cyclone IV (EP4CE15F23/EP4CE55F23)☆21Updated 3 years ago
- The firmware, gateware, and host software of the ESP CPA Board.☆23Updated 11 months ago
- USB capture IP☆21Updated 4 years ago
- LiteX based FPGA gateware for Thunderscope.☆25Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- This is a collection of software and hardware modules for the Panologic thin client.☆13Updated last year
- IRSIM switch-level simulator for digital circuits☆32Updated 11 months ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆46Updated 10 months ago