Alternatives and similar repositories for sodimm-ddr5-tester

Users that are interested in sodimm-ddr5-tester are comparing it to the libraries listed below

• shengwenliang / fpga-nvme-controller
  Chisel NVMe controller
  ☆23Updated 2 years ago
• himanshu5-prog / vortexGPU
  ☆22Updated 4 years ago
• alexforencich / pin-uart
  FPGA board-level debugging and reverse-engineering tool
  ☆38Updated 2 years ago
• semify-eda / waveform-generator
  Waveform Generator
  ☆11Updated 3 years ago
• VoidMercy / Lattice-ECP5-Bitstream-Decompiler
  Bitstream to Verilog decompiler for Lattice FPGA ECP5 chip.
  ☆23Updated 3 years ago
• hedgeberg / GlitchHammer
  A custom coprocessor and SoC for hardware security experiments in electronics.
  ☆12Updated 8 years ago
• intel / pfr-wilson-city
  ☆24Updated 11 months ago
• colinoflynn / xdomain-dpa-m23
  Cross-Domain DPA Attack on SAML11
  ☆16Updated 6 years ago
• merlinepedra25 / Xilinx-Unprotect
  ☆53Updated 3 years ago
• peteut / vhdl2008c
  VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl
  ☆12Updated 9 years ago
• Chair-for-Security-Engineering / AES_masked_BRAM
  Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)
  ☆16Updated 4 years ago
• 360nosc0pe / yocto
  360nosc0pe Yocto build environment
  ☆12Updated 7 years ago
• j-marjanovic / pp-sp-reference-design
  ☆46Updated 3 years ago
• Wren6991 / ChristmasSoC
  Dual-core RISC-V SoC with JTAG, atomics, SDRAM
  ☆25Updated 3 years ago
• enjoy-digital / pcie_analyzer
  PCIe analyzer experiments
  ☆62Updated 5 years ago
• fail0verflow / rl78-debug
  Implementation of Renesas debug protocol(s) for RL78 and perhaps other archs
  ☆27Updated 5 years ago
• OpenPOWERFoundation / a2o
  The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …
  ☆49Updated 4 months ago
• OldRepoPreservation / mpeg2fpga
  An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.
  ☆25Updated 6 years ago
• paulscherrerinstitute / xvcSupport
  ☆18Updated 4 years ago
• bluespec / RISCV_gdbstub
  A gdbstub for connecting GDB to a RISC-V Debug Module
  ☆30Updated 11 months ago
• xerpi / tiny5
  RISC-V Processor Implementation (RV32IM, TileLink-UL)
  ☆24Updated last year
• antmicro / usb-test-suite-build
  Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores
  ☆51Updated 2 years ago
• marsohod4you / Marsohod3GW
  Experiments with Marsohod3GW board with Gowin FPGA chip
  ☆16Updated 4 months ago
• jevinskie / litespih4x
  SPI flash MITM and emulation (QSPI is a WIP)
  ☆20Updated 3 years ago
• ultraembedded / core_usb_sniffer
  USB capture IP
  ☆21Updated 5 years ago
• peterbjornx / pladecode
  Tool for decoding mask programmed PLAs from die shots
  ☆22Updated 5 years ago
• subutai-attic / pars
  ☆30Updated 8 years ago
• FPGANinjas / nitefury_pcie_xdma_ddr
  Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board
  ☆17Updated 3 years ago
• alexforencich / ftjrev
  JTAG reverse engineering software for FTDI compatible cables
  ☆53Updated 10 years ago
• GSI-CS-CO / bel_projects
  GSI Timing Gateware and Tools
  ☆14Updated this week