antmicro / sodimm-ddr5-testerLinks
An experimental, FPGA-driven tester for SO-DIMM DDR5 memory sticks
☆26Updated 3 weeks ago
Alternatives and similar repositories for sodimm-ddr5-tester
Users that are interested in sodimm-ddr5-tester are comparing it to the libraries listed below
Sorting:
- FLIX-V: FPGA, Linux and RISC-V☆41Updated 2 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- ☆22Updated 4 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆54Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 3 weeks ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆30Updated 5 years ago
- Chisel NVMe controller☆25Updated 3 years ago
- Open source Logic Analyzer based on LiteX SoC☆26Updated 8 months ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆34Updated 7 years ago
- USB serial device (CDC-ACM)☆42Updated 5 years ago
- sump3 logic analyzer☆31Updated this week
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Container for compiling LiteX HDL FPGA designs using the free OpenXC7 tool chain and GitHub code spaces☆26Updated 2 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆65Updated 2 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- Naive Educational RISC V processor☆92Updated 2 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- ☆60Updated 4 years ago
- Tang Mega 138K Pro examples☆92Updated 4 months ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆42Updated last year
- Demo projects for various Kintex FPGA boards☆65Updated 6 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆109Updated this week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆185Updated last year
- Kuchen Computer☆23Updated last year
- FT2232HL JTAG & UART Downloader☆20Updated 4 years ago
- ☆39Updated 4 years ago
- Many peripherals in Verilog ready to use☆40Updated 11 months ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆44Updated 4 years ago