Alternatives and similar repositories for AiSD-Dla-Opornych

Users that are interested in AiSD-Dla-Opornych are comparing it to the libraries listed below

• whiskeyo / Kursy-UWr
  Solutions and other stuff from the university courses I attended.
  ☆13Updated 4 years ago
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆1,070Updated 2 weeks ago
• sahandKashani / Altera-FPGA-top-level-files
  Top-level files and pin assignment scripts for various Altera FPGAs
  ☆13Updated 8 years ago
• Lqvrent / SharedMarvin
  A collaborative project designed to evaluate Epitech's student projects.
  ☆15Updated 2 years ago
• janestreet / hardcaml
  Hardcaml is an OCaml library for designing hardware.
  ☆951Updated last month
• riscv / learn
  Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.
  ☆1,296Updated 2 months ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆417Updated last year
• riscv-software-src / riscv-unified-db
  Monorepo containing a machine-readable database of the RISC-V specification and artifact generation tools
  ☆131Updated this week
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆92Updated 2 months ago
• 0BAB1 / HOLY_CORE_COURSE
  Learn how to build our own RV32I(M) core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial wit…
  ☆319Updated last week
• learnyouahaskell / learnyouahaskell.github.io
  A community version of the renowned "Learn You a Haskell" (LYAH) tutorials collection!
  ☆502Updated this week
• Abhishekvlsi / 108-RTL-Projects
  Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…
  ☆27Updated 11 months ago
• chipsalliance / i3c-core
  ☆40Updated this week
• ucb-bar / dsptools
  A Library of Chisel3 Tools for Digital Signal Processing
  ☆242Updated last year
• m3y54m / FPGA-ASIC-Roadmap
  A roadmap for those who want to build a career as an FPGA / ASIC Engineer
  ☆479Updated last year
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆694Updated last week
• vprabhu28 / 16-Bit-CPU-using-Verilog
  Design of a 16-Bit CPU using Verilog
  ☆44Updated 6 years ago
• augustss / MicroHs
  Haskell implemented with combinators
  ☆676Updated this week
• hubbsvtgc / LearnRISC-V
  Learn RISC-V
  ☆21Updated last year
• clash-lang / clash-compiler
  Haskell to VHDL/Verilog/SystemVerilog compiler
  ☆1,570Updated this week
• stevehoover / LF-Building-a-RISC-V-CPU-Core
  ☆439Updated 10 months ago
• pl3onasm / Programming-fundamentals
  Exercises and exam solutions for programming in C and Dafny (1st-year CS course)
  ☆23Updated this week
• mathis-s / SoomRV
  A simple superscalar out-of-order RISC-V microprocessor
  ☆236Updated 10 months ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆354Updated this week
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆502Updated last week
• rafaelrc7 / dotfiles
  My Nixos config and user dotfiles
  ☆12Updated last week
• riscv / sail-riscv
  Sail RISC-V model
  ☆645Updated this week
• rsnikhil / ICFP2020_Bluespec_Tutorial
  Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference
  ☆76Updated 3 years ago
• alcatrazEscapee / FactorioProcessorV5
  Toolchain for a custom Factorio processor.
  ☆20Updated 3 years ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆754Updated 2 months ago