Alternatives and similar repositories for AiSD-Dla-Opornych

Users that are interested in AiSD-Dla-Opornych are comparing it to the libraries listed below

• chipsalliance / i3c-core
  ☆33Updated last week
• whiskeyo / Kursy-UWr
  Solutions and other stuff from the university courses I attended.
  ☆10Updated 4 years ago
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆82Updated last month
• riscv-software-src / riscv-unified-db
  Machine-readable database of the RISC-V specification, and tools to generate various views
  ☆100Updated last week
• 0BAB1 / HOLY_CORE_COURSE
  Learn how to build our own RV32I core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial with s…
  ☆216Updated 3 weeks ago
• janomach / the-hardisc
  Hardened RISC-V core
  ☆11Updated 2 months ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆724Updated 2 weeks ago
• the-nix-way / dev-templates
  Dev environments for numerous languages based on Nix flakes [maintainer=@lucperkins]
  ☆1,869Updated last month
• jieltan / OpenCompArchCourse
  ☆22Updated 4 years ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆276Updated last week
• rsnikhil / ICFP2020_Bluespec_Tutorial
  Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference
  ☆73Updated 2 years ago
• MuhammadMajiid / UART
  UART implementation using verilog
  ☆23Updated 2 years ago
• MMujtabaRoohani / RISC-V-Processor
  A verilog based 5-stage pipelined RISC-V Processor code.
  ☆30Updated 5 years ago
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆1,039Updated last week
• estufa-cin-ufpe / RISC-V-Pipeline
  32-bit 5-stage pipelined RISC-V processor in SystemVerilog
  ☆24Updated last year
• merldsu / RISCV_Pipeline_Core
  This repository contains the design files of RISC-V Pipeline Core
  ☆51Updated 2 years ago
• arm-university / Advanced-System-on-Chip-Design-Education-Kit
  Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…
  ☆113Updated 3 months ago
• lamdangpham / ASIC--An_ASIC-Based_Architecture_of_Mel_Frequency_Cepstral_Coefficients
  ☆10Updated 6 months ago
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆193Updated 3 years ago
• chipsalliance / chisel-nix
  Nix template for the chisel-based industrial designing flows.
  ☆45Updated 4 months ago
• ARC-Lab-UF / intel-training-modules
  ☆43Updated 2 years ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆494Updated last month
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆128Updated last week
• pulp-platform / obi
  OBI SystemVerilog synthesizable interconnect IPs for on-chip communication
  ☆19Updated 2 weeks ago
• esophagus-now / mpsoc_axidma
  A set of standalone kernel modules and userspace library for using the AXI DMA on a Zynq MPSoC
  ☆21Updated 5 years ago
• esl-epfl / x-heep
  eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V
  ☆211Updated last month
• NAvi349 / riscv-proc
  32-bit 5-Stage Pipelined RISC V RV32I Core
  ☆52Updated last year
• abdelazeem201 / Introduction-to-System-on-Chip-Design-Online-Course
  To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…
  ☆29Updated 4 years ago
• ARC-Lab-UF / sv-tutorial
  SystemVerilog Tutorial
  ☆166Updated 3 months ago
• A-T-Kristensen / simple-alu-uvm
  This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit
  ☆25Updated 7 years ago