Alternatives and similar repositories for AiSD-Dla-Opornych

Users that are interested in AiSD-Dla-Opornych are comparing it to the libraries listed below

• algorhtym / riscv-resources
  An organized and comprehensive library of resources for the RISC-V community and anyone interested in getting involved with the RISC-V ec…
  ☆20Updated last year
• hughperkins / cpu-tutorial
  Tutorial on building your own CPU, in Verilog
  ☆35Updated 3 years ago
• 0BAB1 / HOLY_CORE_COURSE
  Learn how to build our own RV32I core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial with s…
  ☆249Updated last week
• m3y54m / FPGA-ASIC-Roadmap
  A roadmap for those who want to build a career as an FPGA / ASIC Engineer
  ☆434Updated 11 months ago
• chipsalliance / i3c-core
  ☆37Updated this week
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆86Updated 3 weeks ago
• clash-lang / clash-compiler
  Haskell to VHDL/Verilog/SystemVerilog compiler
  ☆1,553Updated this week
• sahandKashani / Altera-FPGA-top-level-files
  Top-level files and pin assignment scripts for various Altera FPGAs
  ☆13Updated 8 years ago
• NovyWave / NovyWave
  Modern GTKWave alternative
  ☆22Updated last week
• arm-university / VLSI-Fundamentals-Education-Kit
  Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …
  ☆272Updated 5 months ago
• Abhishekvlsi / 108-RTL-Projects
  Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…
  ☆25Updated 9 months ago
• vprabhu28 / 16-Bit-CPU-using-Verilog
  Design of a 16-Bit CPU using Verilog
  ☆42Updated 6 years ago
• lightcode / 8bit-computer
  A simple 8-bit computer build in Verilog.
  ☆69Updated 5 months ago
• Subhasis-Sahu / SFAL-VSD
  ☆13Updated last year
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆1,055Updated this week
• abdelazeem201 / ASIC-Design-Roadmap
  The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…
  ☆416Updated 3 months ago
• tomas-fryza / vhdl-labs
  VHDL course at Brno University of Technology
  ☆121Updated 6 months ago
• hlorenzi / customasm
  💻 An assembler for custom, user-defined instruction sets! https://hlorenzi.github.io/customasm/web/
  ☆998Updated last week
• Nirvan007 / Analog_Electronics
  This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…
  ☆25Updated last year
• siliscale / Tiny-Vedas
  A highly-configurable RISC-V Core
  ☆25Updated 2 months ago
• stevehoover / LF-Building-a-RISC-V-CPU-Core
  ☆428Updated 8 months ago
• ARC-Lab-UF / sv-tutorial
  SystemVerilog Tutorial
  ☆179Updated last week
• daringpatil3134 / SPI_Serial_Peripheral_Interface_Verilog_Modules
  Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device
  ☆17Updated last year
• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆401Updated last year
• merldsu / RISCV_Single_Cycle_Core
  This repository contains the design files of RISC-V Single Cycle Core
  ☆60Updated last year
• esl-epfl / x-heep
  eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V
  ☆219Updated this week
• VHDL-LS / rust_hdl
  A fast VHDL language server and analysis library written in Rust
  ☆436Updated 3 weeks ago
• nickg / nvc
  VHDL compiler and simulator
  ☆750Updated last week
• Caskman / MIPS-Processor-in-Verilog
  Processor repo
  ☆54Updated 11 years ago
• bpvsr / 2_Interview_Questions
  # 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple o…
  ☆23Updated 4 months ago