an attempt to implement CRYSTALS-Kyber PQC to Verilog
☆12Jan 9, 2025Updated last year
Alternatives and similar repositories for kyber-verilog-project
Users that are interested in kyber-verilog-project are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆97Nov 30, 2022Updated 3 years ago
- Implementations for all round-3 parameter sets of the PQC signature scheme Dilithium☆13Dec 17, 2021Updated 4 years ago
- Employed into Crystal-Kyber Algorithm, a prominent Lattice-based Post Quantum Cryptography(PQC) algorithm, for polynomial multiplication …☆20Feb 28, 2025Updated last year
- Dilithium is a digital signature scheme that is strongly secure under chosen message attacks based on the hardness of lattice problems ov…☆18Jul 28, 2023Updated 3 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆53Jan 20, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆22Oct 29, 2023Updated 3 years ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆23Nov 18, 2025Updated 11 months ago
- Post-quantum cryptography (PQC) - Falcon☆18Apr 15, 2025Updated last year
- ☆10Feb 26, 2026Updated 8 months ago
- STM32F429 with OV7670 through DCMI on 800x600 LCD☆10Feb 15, 2017Updated 9 years ago
- An Efficient, Open-Source Hardware Implementation of ML-DSA☆18Updated this week
- Post Quantum Cryptography☆17Updated this week
- OpenTitan FI formal verification framework☆19Aug 29, 2023Updated 3 years ago
- 1G eth UDP / IP Stack☆10Jul 17, 2014Updated 12 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆14Nov 28, 2019Updated 6 years ago
- HOPE-MLKEM: A Framework for designing High-Order Side-Channel Protected Hardware Implementations of ML-KEM☆20Apr 28, 2026Updated 6 months ago
- 4096bit Iterative digit-digit Montgomery Multiplication in Verilog☆20Apr 18, 2022Updated 4 years ago
- vRTLmod modifies Verilator generated RTL simulation code for faul-injection purposes. It transforms source code with the help of LLVM/C…☆20Mar 28, 2026Updated 7 months ago
- ☆21Jun 25, 2025Updated last year
- A light-weight hardware oriented synchronous stream cipher.☆13Mar 19, 2022Updated 4 years ago
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆11Jan 11, 2021Updated 5 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆70Updated this week
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆22Mar 7, 2024Updated 2 years ago
- DCMI testing with STM32F429-DISCOVERY and OV9655 camera☆16Apr 15, 2016Updated 10 years ago
- VHDL implementation of RSA encryption/decryption using Montgomery modular multipliers☆24Apr 15, 2016Updated 10 years ago
- Vivado HLS implementation of EDFLOW IP☆18Mar 8, 2022Updated 4 years ago
- This repo contains a collection of Verilog+System Verilog+RTL+UVM+Protocols Projects☆34May 23, 2026Updated 5 months ago
- Contains HDL code for the PQC Key Encapsulation Mechanism BIKE☆26May 5, 2024Updated 2 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆29Mar 11, 2022Updated 4 years ago
- This is STM32F429-Discovery and STM32F407 driver for OV7670, DCMI DMA SCCB Example☆19Jun 22, 2020Updated 6 years ago
- ☆16Mar 19, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SHA3 (KECCAK)☆21Jul 17, 2014Updated 12 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆26Oct 8, 2020Updated 6 years ago
- Will display a jumping monoclecat on the tft-lcd display☆15Mar 6, 2018Updated 8 years ago
- whatever it means☆19Jun 10, 2026Updated 4 months ago
- Hardware implementation of Saber☆10Jul 14, 2020Updated 6 years ago
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆36Updated this week
- Test code to talk from STM32 MCU over FSMC to SDRAM on ICE40 FPGA☆30Dec 19, 2016Updated 9 years ago