Package manager and build system for VHDL, Verilog, and SystemVerilog
☆60Feb 23, 2026Updated last week
Alternatives and similar repositories for orbit
Users that are interested in orbit are comparing it to the libraries listed below
Sorting:
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆25Mar 5, 2025Updated last year
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- ☆16Nov 30, 2025Updated 3 months ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- VHDL plugin for RgGen☆15Jan 7, 2026Updated 2 months ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Feb 16, 2026Updated 2 weeks ago
- Simple Python parser for extracting HDL (VHDL or Verilog) documentation☆23Mar 1, 2024Updated 2 years ago
- Schedule options calculator for UF☆20Oct 5, 2023Updated 2 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Sep 16, 2025Updated 5 months ago
- A huge VHDL library for FPGA and digital ASIC development☆449Feb 23, 2026Updated last week
- GUI editor for hardware description designs☆30Jul 11, 2023Updated 2 years ago
- A command-line tool for displaying vcd waveforms.☆67Feb 19, 2024Updated 2 years ago
- A curated list of awesome resources for HDL design and verification☆169Feb 27, 2026Updated last week
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- VHDL related news.☆27Updated this week
- Network Development Kit (NDK) for FPGA cards with example application☆90Feb 27, 2026Updated last week
- ☆44Updated this week
- VHDL Language Support for VSCode☆73Mar 28, 2025Updated 11 months ago
- A flexible and scalable development platform for modern FPGA projects.☆41Feb 2, 2026Updated last month
- Control and Status Register map generator for HDL projects☆131May 24, 2025Updated 9 months ago
- Unofficial Port Of Create: Steam 'n' Rails for Minecraft 1.21.1.☆26Feb 26, 2026Updated last week
- Code generation tool for control and status registers☆448Jan 7, 2026Updated last month
- FPGA optimized RISC-V (RV32IM) implemenation☆34Nov 1, 2020Updated 5 years ago
- Baseband Receiver IP for GPS like DSSS signals☆40May 19, 2020Updated 5 years ago
- SystemVerilog FSM generator☆35May 5, 2024Updated last year
- IEEE 754 single precision floating point library in systemverilog and vhdl☆40Updated this week
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- A dependency management tool for hardware projects.☆349Updated this week
- an attempt to implement CRYSTALS-Kyber PQC to Verilog☆11Jan 9, 2025Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆40Feb 24, 2025Updated last year
- Open Logic FPGA Standard Library☆889Updated this week
- IP Core Library - Published and maintained by the Open Source VHDL Group☆57Feb 18, 2026Updated 2 weeks ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- Python script to transform a VCD file to wavedrom format☆84Aug 18, 2022Updated 3 years ago
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆49Aug 12, 2022Updated 3 years ago