Package manager and build system for VHDL, Verilog, and SystemVerilog
☆68Jul 29, 2026Updated 2 months ago
Alternatives and similar repositories for orbit
Users that are interested in orbit are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 4 years ago
- ☆44Oct 2, 2026Updated 2 weeks ago
- Lightweight UART core in VHDL☆14Jan 18, 2025Updated last year
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆70Feb 16, 2026Updated 8 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆220Sep 24, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆44Sep 22, 2025Updated last year
- VHDL Language Support for VSCode☆77Mar 28, 2025Updated last year
- Generate symbols from HDL components/modules☆23Feb 6, 2023Updated 3 years ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆99Jul 14, 2026Updated 3 months ago
- An open-source HDL register code generator fast enough to run in real time.☆91Oct 6, 2026Updated last week
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Oct 4, 2026Updated 2 weeks ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Aug 15, 2026Updated 2 months ago
- Style guide enforcement for VHDL☆255Sep 6, 2026Updated last month
- Control and status register code generator toolchain☆220Sep 1, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A huge VHDL library for FPGA and digital ASIC development☆480Updated this week
- ☆16Jun 22, 2026Updated 3 months ago
- ☆24May 3, 2026Updated 5 months ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Sep 28, 2026Updated 2 weeks ago
- Open Logic FPGA Standard Library☆1,027Updated this week
- Network Development Kit (NDK) for FPGA cards with example application☆99Updated this week
- Baseband Receiver IP for GPS like DSSS signals☆43May 19, 2020Updated 6 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 3 years ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 3 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Bitstream src for doppler☆17Apr 12, 2019Updated 7 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- ☆16Sep 26, 2026Updated 3 weeks ago
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- Slightly improved SAP-1 CPU in Verilog for the Mojo FPGA board - has separate address bus.☆13Oct 5, 2026Updated last week
- Waking up is serious business.☆14Jan 8, 2025Updated last year
- Repository for Hornet RISC-V Core☆21Sep 15, 2022Updated 4 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Jul 20, 2026Updated 2 months ago
- Coverview☆35Oct 5, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A fast VHDL language server and analysis library written in Rust☆514Oct 5, 2026Updated last week
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆18Sep 10, 2026Updated last month
- Digital Signal Processing and Well-Known Modulations on HDL☆40May 22, 2025Updated last year
- VHDL compiler and simulator☆897Updated this week
- A high throughput FFT implementation☆20Jan 17, 2022Updated 4 years ago
- A curated list of awesome resources for HDL design and verification☆179Updated this week
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago