Package manager and build system for VHDL, Verilog, and SystemVerilog
☆66Apr 22, 2026Updated last month
Alternatives and similar repositories for orbit
Users that are interested in orbit are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 4 years ago
- Lightweight UART core in VHDL☆14Jan 18, 2025Updated last year
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆22Nov 9, 2025Updated 6 months ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆69Feb 16, 2026Updated 3 months ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆26Mar 5, 2025Updated last year
- ☆120Nov 30, 2025Updated 5 months ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 2 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- ☆16Nov 30, 2025Updated 5 months ago
- Network Development Kit (NDK) for FPGA cards with example application☆95Updated this week
- Handle Fast Signal Traces (fst) in Python☆16Jun 11, 2025Updated 11 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- A curated list of awesome resources for HDL design and verification☆174May 22, 2026Updated last week
- Simple Python parser for extracting HDL (VHDL or Verilog) documentation☆24Mar 1, 2024Updated 2 years ago
- ☆50May 16, 2026Updated last week
- Repository for Hornet RISC-V Core☆20Sep 15, 2022Updated 3 years ago
- VHDL plugin for RgGen☆15Apr 19, 2026Updated last month
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆10Jan 11, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Specification of the Wishbone SoC Interconnect Architecture☆51Jun 5, 2022Updated 3 years ago
- A command-line tool for displaying vcd waveforms.☆70Feb 19, 2024Updated 2 years ago
- A huge VHDL library for FPGA and digital ASIC development☆462Updated this week
- VHDL Language Support for VSCode☆73Mar 28, 2025Updated last year
- A dependency management tool for hardware projects.☆370May 22, 2026Updated last week
- J-Core J2/J32 5 stage pipeline CPU core☆61Nov 24, 2020Updated 5 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆41Feb 24, 2025Updated last year
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 8 years ago
- Style guide enforcement for VHDL☆240Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Code generation tool for control and status registers☆455Apr 19, 2026Updated last month
- STM32F429 with OV7670 through DCMI on 800x600 LCD☆10Feb 15, 2017Updated 9 years ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 10 months ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Apr 8, 2026Updated last month
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆206May 17, 2026Updated last week
- ☆15Jul 7, 2020Updated 5 years ago
- A flexible and scalable development platform for modern FPGA projects.☆43May 17, 2026Updated last week