Alternatives and similar repositories for orbit

Users that are interested in orbit are comparing it to the libraries listed below

• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆164Updated 3 months ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆173Updated 2 months ago
• hdl-registers / hdl-registers
  An open-source HDL register code generator fast enough to run in real time.
  ☆82Updated last week
• MJoergen / formal
  Playing around with Formal Verification of Verilog and VHDL
  ☆65Updated 4 years ago
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆66Updated last year
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆227Updated 11 months ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆196Updated this week
• Intuity / forastero
  Making cocotb testbenches that bit easier
  ☆36Updated 3 months ago
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆197Updated last week
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆84Updated 3 years ago
• themperek / spicebind
  SpiceBind – spice inside HDL simulator
  ☆56Updated 7 months ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆253Updated last year
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆74Updated 4 months ago
• VHDL / PoC
  IP Core Library - Published and maintained by the Open Source VHDL Group
  ☆52Updated 2 months ago
• olofk / ipyxact
  Python-based IP-XACT parser and utilities
  ☆143Updated last year
• Lramseyer / vaporview
  Waveform Viewer Extension for VScode
  ☆311Updated last week
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆74Updated last year
• fransschreuder / xpm_vhdl
  A translation of the Xilinx XPM library to VHDL for simulation purposes
  ☆62Updated 3 months ago
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆84Updated last year
• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆51Updated last week
• tscheipel / HaDes-V
  HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…
  ☆111Updated last week
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆246Updated 5 months ago
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆66Updated last year
• chipsalliance / uvm-verilator
  ☆114Updated 3 months ago
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆130Updated 8 months ago
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆77Updated 6 months ago
• librelane / librelane
  ASIC implementation flow infrastructure, successor to OpenLane
  ☆276Updated last week
• SystemRDL / PeakRDL-regblock
  Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
  ☆74Updated 2 months ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆120Updated 2 years ago
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆233Updated this week