Package manager and build system for VHDL, Verilog, and SystemVerilog
☆67Jul 26, 2026Updated this week
Alternatives and similar repositories for orbit
Users that are interested in orbit are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 4 years ago
- ☆31Feb 18, 2026Updated 5 months ago
- Lightweight UART core in VHDL☆14Jan 18, 2025Updated last year
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆69Feb 16, 2026Updated 5 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆217Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆43Sep 22, 2025Updated 10 months ago
- VHDL Language Support for VSCode☆74Mar 28, 2025Updated last year
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆89Jul 14, 2026Updated 2 weeks ago
- An open-source HDL register code generator fast enough to run in real time.☆91Updated this week
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Jun 20, 2026Updated last month
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Style guide enforcement for VHDL☆247Updated this week
- Control and status register code generator toolchain☆201Jul 14, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A huge VHDL library for FPGA and digital ASIC development☆476Updated this week
- ☆16Jun 22, 2026Updated last month
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Mar 5, 2025Updated last year
- Open Logic FPGA Standard Library☆992Jul 8, 2026Updated 3 weeks ago
- Baseband Receiver IP for GPS like DSSS signals☆43May 19, 2020Updated 6 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 3 years ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆24Jun 29, 2026Updated last month
- Bitstream src for doppler☆17Apr 12, 2019Updated 7 years ago
- SAP-1 CPU in Verilog for the Mojo FPGA board - has seperate address bus.☆13Jun 28, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Jul 20, 2026Updated last week
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- ☆16Jun 23, 2026Updated last month
- Waking up is serious business.☆13Jan 8, 2025Updated last year
- Repository for Hornet RISC-V Core☆21Sep 15, 2022Updated 3 years ago
- Coverview☆31Jul 21, 2026Updated last week
- An embedded Rust IDE with an emphasis on a fun and insightful coding experience☆11Sep 23, 2024Updated last year
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆17Apr 10, 2025Updated last year
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- A curated list of awesome resources for HDL design and verification☆175Updated this week
- Simple Python parser for extracting HDL (VHDL or Verilog) documentation☆24Mar 1, 2024Updated 2 years ago
- A high throughput FFT implementation☆20Jan 17, 2022Updated 4 years ago
- Handle Fast Signal Traces (fst) in Python☆16Jun 11, 2025Updated last year
- STM32F429 with OV7670 through DCMI on 800x600 LCD☆10Feb 15, 2017Updated 9 years ago