Package manager and build system for VHDL, Verilog, and SystemVerilog
☆68Jul 29, 2026Updated last month
Alternatives and similar repositories for orbit
Users that are interested in orbit are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 4 years ago
- ☆44Sep 14, 2026Updated 2 weeks ago
- Lightweight UART core in VHDL☆14Jan 18, 2025Updated last year
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆70Feb 16, 2026Updated 7 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆219Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆43Sep 22, 2025Updated last year
- VHDL Language Support for VSCode☆75Mar 28, 2025Updated last year
- Generate symbols from HDL components/modules☆23Feb 6, 2023Updated 3 years ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆96Jul 14, 2026Updated 2 months ago
- An open-source HDL register code generator fast enough to run in real time.☆91Updated this week
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Sep 6, 2026Updated 3 weeks ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Aug 15, 2026Updated last month
- Style guide enforcement for VHDL☆254Sep 6, 2026Updated 3 weeks ago
- Control and status register code generator toolchain☆212Sep 1, 2026Updated 3 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A huge VHDL library for FPGA and digital ASIC development☆478Updated this week
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Mar 5, 2025Updated last year
- Open Logic FPGA Standard Library☆1,016Updated this week
- Baseband Receiver IP for GPS like DSSS signals☆43May 19, 2020Updated 6 years ago
- Network Development Kit (NDK) for FPGA cards with example application☆99Updated this week
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 3 years ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 2 months ago
- Bitstream src for doppler☆17Apr 12, 2019Updated 7 years ago
- SAP-1 CPU in Verilog for the Mojo FPGA board - has seperate address bus.☆13Jun 28, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Jul 20, 2026Updated 2 months ago
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- ☆16Updated this week
- Waking up is serious business.☆14Jan 8, 2025Updated last year
- Repository for Hornet RISC-V Core☆21Sep 15, 2022Updated 4 years ago
- An embedded Rust IDE with an emphasis on a fun and insightful coding experience☆11Sep 23, 2024Updated 2 years ago
- A fast VHDL language server and analysis library written in Rust☆512Updated this week
- Coverview☆35Sep 10, 2026Updated 2 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆17Sep 10, 2026Updated 2 weeks ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Digital Signal Processing and Well-Known Modulations on HDL☆40May 22, 2025Updated last year
- VHDL compiler and simulator☆882Updated this week
- A curated list of awesome resources for HDL design and verification☆178Updated this week
- A high throughput FFT implementation☆20Jan 17, 2022Updated 4 years ago