Package manager and build system for VHDL, Verilog, and SystemVerilog
☆70Jul 29, 2026Updated 3 months ago
Alternatives and similar repositories for orbit
Users that are interested in orbit are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 4 years ago
- Rust support for the open-source NEORV32 RISC-V microcontroller.☆14Feb 19, 2026Updated 8 months ago
- Lightweight UART core in VHDL☆14Jan 18, 2025Updated last year
- ☆28Mar 17, 2026Updated 7 months ago
- Generate VHDL RTL that implements a register block from compiled SystemRDL input.☆14May 18, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆70Feb 16, 2026Updated 8 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆220Nov 2, 2026Updated last week
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆43Sep 22, 2025Updated last year
- Style guide enforcement for VHDL☆258Updated this week
- VHDL Language Support for VSCode☆77Mar 28, 2025Updated last year
- Rust implementation of an SH1107 driver targetting Rust's embedded-hal and embassy-rs☆12Mar 16, 2025Updated last year
- TinyBasic interpreted by custom microcoded CPU☆13Oct 26, 2026Updated 2 weeks ago
- ☆45Oct 27, 2026Updated 2 weeks ago
- An open-source HDL register code generator fast enough to run in real time.☆92Nov 2, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆19Updated this week
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆99Updated this week
- 🌊 CLI tool for RTL waveform (VCD/FST/FSDB) inspection☆73Oct 22, 2026Updated 2 weeks ago
- Generate symbols from HDL components/modules☆23Feb 6, 2023Updated 3 years ago
- A dependency management tool for hardware projects.☆402Oct 22, 2026Updated 2 weeks ago
- A huge VHDL library for FPGA and digital ASIC development☆482Updated this week
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Aug 15, 2026Updated 2 months ago
- ☆17Aug 16, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A fast VHDL language server and analysis library written in Rust☆517Updated this week
- Control and status register code generator toolchain☆228Oct 26, 2026Updated 2 weeks ago
- Open Logic FPGA Standard Library☆1,033Updated this week
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Sep 28, 2026Updated last month
- Collection of ONNX model graph transformation and analysis passes based on ONNX IR and ONNX Script☆12Updated this week
- FPGA environment as code!☆14Oct 14, 2026Updated 3 weeks ago
- Network Development Kit (NDK) for FPGA cards with example application☆99Nov 4, 2026Updated last week
- HBS (Hardware Build System) - the build system for hardware description projects.☆13Nov 1, 2026Updated last week
- VHDL compiler and simulator☆907Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 4 months ago
- Baseband Receiver IP for GPS like DSSS signals☆43May 19, 2020Updated 6 years ago
- A curated list of awesome resources for HDL design and verification☆180Updated this week
- Bitstream src for doppler☆17Apr 12, 2019Updated 7 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 3 years ago
- Slightly improved SAP-1 CPU in Verilog for the Mojo FPGA board - has separate address bus.☆14Oct 5, 2026Updated last month
- ☆16Sep 26, 2026Updated last month
Are these results useful?