Alternatives and similar repositories for Caliptra

Users that are interested in Caliptra are comparing it to the libraries listed below

• chipsalliance / caliptra-sw
  Caliptra software (ROM, FMC, runtime firmware), and libraries/tools needed to build and test
  ☆127Updated this week
• IBM / ACE-RISCV
  Assured confidential execution (ACE) implements VM-based trusted execution environment (TEE) for embedded RISC-V systems with focus on a …
  ☆189Updated last week
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆122Updated 3 months ago
• riscv / riscv-crypto
  RISC-V cryptography extensions standardisation work.
  ☆395Updated last year
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆323Updated 3 weeks ago
• lowRISC / sonata-system
  A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI
  ☆45Updated this week
• riscv-non-isa / riscv-ap-tee
  This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …
  ☆61Updated 4 months ago
• riscv-rust / riscv-rust-quickstart
  A template for building Rust applications for HiFive1 boards
  ☆216Updated 2 years ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆60Updated last week
• seL4 / rust-sel4
  Rust support for seL4 userspace
  ☆166Updated last month
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆112Updated this week
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆113Updated last month
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆80Updated this week
• riscv-software-src / riscof
  ☆92Updated last month
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆130Updated last week
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆194Updated last month
• riscv / riscv-profiles
  RISC-V Architecture Profiles
  ☆166Updated 3 weeks ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆262Updated 3 months ago
• samitbasu / rust-hdl
  A framework for writing FPGA firmware using the Rust Programming Language
  ☆413Updated 3 months ago
• ccc-spdm-tools / spdm-rs
  A rust implementation for DMTF SPDM protocol to support Confidential Computing
  ☆39Updated this week
• rust-embedded / aarch64-cpu
  Low level access to processors using the AArch64 execution state.
  ☆92Updated 10 months ago
• hex-five / multizone-sdk
  MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…
  ☆86Updated last year
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆277Updated this week
• rust-embedded / riscv-rt
  Minimal runtime / startup for RISC-V CPU's.
  ☆304Updated last year
• riscv-non-isa / riscv-semihosting
  ☆32Updated last week
• riscv / riscv-aia
  ☆96Updated last month
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆227Updated last year
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆92Updated 2 weeks ago
• jyao1 / rust-spdm
  a rust version SPDM protocol implementation
  ☆16Updated 2 years ago
• riscv / virtual-memory
  ☆39Updated 4 years ago