Alternatives and similar repositories for Caliptra:

Users that are interested in Caliptra are comparing it to the libraries listed below

• chipsalliance / caliptra-sw
  Caliptra software (ROM, FMC, runtime firmware), and libraries/tools needed to build and test
  ☆99Updated this week
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆104Updated last year
• chipsalliance / caliptra-dpe
  High level module that implements DPE and defines high-level traits that are used to communicate with the crypto peripherals and PCRs
  ☆16Updated this week
• seL4 / rust-sel4
  Rust support for seL4 userspace
  ☆125Updated last month
• rust-embedded / aarch64-cpu
  Low level access to processors using the AArch64 execution state.
  ☆77Updated 2 months ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆275Updated last month
• riscv-non-isa / riscv-ap-tee
  This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …
  ☆52Updated 2 weeks ago
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆79Updated this week
• riscv / riscv-crypto
  RISC-V cryptography extensions standardisation work.
  ☆373Updated 10 months ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆42Updated last month
• samitbasu / rust-hdl
  A framework for writing FPGA firmware using the Rust Programming Language
  ☆347Updated last week
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆102Updated 3 weeks ago
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆59Updated this week
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆86Updated last month
• rust-embedded / riscv-rt
  Minimal runtime / startup for RISC-V CPU's.
  ☆302Updated last year
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆87Updated this week
• riscv-rust / riscv-rust-quickstart
  A template for building Rust applications for HiFive1 boards
  ☆211Updated last year
• riscv-software-src / riscof
  ☆70Updated 3 months ago
• riscv / riscv-plic-spec
  PLIC Specification
  ☆137Updated last year
• samitbasu / rhdl
  A Hardware Description Language based on the Rust Programming Language
  ☆167Updated this week
• riscv / riscv-profiles
  RISC-V Architecture Profiles
  ☆126Updated last month
• hex-five / multizone-sdk
  MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…
  ☆83Updated 11 months ago
• lowRISC / sonata-system
  A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI
  ☆34Updated last week
• cucapra / filament
  Fearless hardware design
  ☆171Updated this week
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆138Updated 2 months ago
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆29Updated this week
• riscv / riscv-aia
  ☆85Updated 2 months ago
• pulp-platform / cheshire
  A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
  ☆216Updated this week
• veryl-lang / veryl
  Veryl: A Modern Hardware Description Language
  ☆561Updated this week
• riscv / virtual-memory
  ☆35Updated 3 years ago