chipsalliance / Caliptra
Caliptra IP and firmware for integrated Root of Trust block
☆281Updated this week
Alternatives and similar repositories for Caliptra:
Users that are interested in Caliptra are comparing it to the libraries listed below
- Caliptra software (ROM, FMC, runtime firmware), and libraries/tools needed to build and test☆111Updated this week
- HW Design Collateral for Caliptra RoT IP☆89Updated this week
- Risc-V hypervisor for TEE development☆112Updated this week
- Rust support for seL4 userspace☆141Updated 3 weeks ago
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆103Updated last month
- This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …☆55Updated last month
- A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI☆37Updated last week
- Low level access to processors using the AArch64 execution state.☆79Updated 5 months ago
- A Hardware Description Language based on the Rust Programming Language☆202Updated 2 weeks ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆87Updated 2 months ago
- RISC-V Architecture Profiles☆142Updated 2 months ago
- RISC-V IOMMU Specification☆112Updated 2 weeks ago
- A template for building Rust applications for HiFive1 boards☆214Updated last year
- High level module that implements DPE and defines high-level traits that are used to communicate with the crypto peripherals and PCRs☆17Updated this week
- ☆78Updated 3 weeks ago
- A framework for writing FPGA firmware using the Rust Programming Language☆375Updated 3 months ago
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…☆67Updated last week
- RISC-V cryptography extensions standardisation work.☆386Updated last year
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆49Updated this week
- Minimal runtime / startup for RISC-V CPU's.☆302Updated last year
- a rust version SPDM protocol implementation☆14Updated last year
- Veryl: A Modern Hardware Description Language☆615Updated this week
- ☆28Updated 2 months ago
- Self checking RISC-V directed tests☆104Updated last month
- A rust implementation for DMTF SPDM protocol to support Confidential Computing☆31Updated this week
- ☆89Updated last month
- RISC-V Processor Trace Specification☆182Updated this week
- Secure firmware framework focusing on developer experience☆98Updated last week
- Fearless hardware design☆175Updated last week
- RISC-V Profiles and Platform Specification☆113Updated last year