Alternatives and similar repositories for Caliptra

Users that are interested in Caliptra are comparing it to the libraries listed below

• chipsalliance / caliptra-sw
  Caliptra software (ROM, FMC, runtime firmware), and libraries/tools needed to build and test
  ☆119Updated this week
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆96Updated this week
• IBM / ACE-RISCV
  Assured confidential execution (ACE) implements VM-based trusted execution environment (TEE) for embedded RISC-V systems with focus on a …
  ☆167Updated 2 weeks ago
• chipsalliance / caliptra-dpe
  High level module that implements DPE and defines high-level traits that are used to communicate with the crypto peripherals and PCRs
  ☆17Updated 2 weeks ago
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆118Updated 2 weeks ago
• riscv-non-isa / riscv-ap-tee
  This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …
  ☆57Updated last month
• riscv / riscv-crypto
  RISC-V cryptography extensions standardisation work.
  ☆391Updated last year
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆52Updated this week
• chipsalliance / caliptra-mcu-sw
  Caliptra MCU Software
  ☆15Updated this week
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆307Updated last month
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆113Updated last week
• ccc-spdm-tools / spdm-rs
  A rust implementation for DMTF SPDM protocol to support Confidential Computing
  ☆34Updated this week
• rust-embedded / aarch64-cpu
  Low level access to processors using the AArch64 execution state.
  ☆86Updated 7 months ago
• hex-five / multizone-sdk
  MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…
  ☆85Updated last year
• seL4 / rust-sel4
  Rust support for seL4 userspace
  ☆160Updated this week
• rust-embedded / riscv-rt
  Minimal runtime / startup for RISC-V CPU's.
  ☆303Updated last year
• lowRISC / sonata-system
  A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI
  ☆45Updated this week
• DMTF / libspdm
  ☆136Updated this week
• riscvarchive / riscv-platform-specs
  RISC-V Profiles and Platform Specification
  ☆113Updated last year
• jyao1 / rust-spdm
  a rust version SPDM protocol implementation
  ☆16Updated 2 years ago
• riscv-rust / riscv-rust-quickstart
  A template for building Rust applications for HiFive1 boards
  ☆214Updated 2 years ago
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆185Updated last week
• samitbasu / rhdl
  A Hardware Description Language based on the Rust Programming Language
  ☆216Updated this week
• AmbiML / sparrow-cantrip-full
  ☆10Updated last year
• riscv-software-src / riscof
  ☆83Updated 3 months ago
• mit-pdos / RVirt
  RISC-V hypervisor written in Rust
  ☆360Updated 5 years ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆268Updated this week
• riscv / riscv-aia
  ☆89Updated 3 months ago
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆119Updated last week
• rust-embedded / riscv
  Low level access to RISC-V processors
  ☆965Updated this week