chipsalliance / Caliptra

Related projects ⓘ

Alternatives and complementary repositories for Caliptra

• chipsalliance / caliptra-sw
  Caliptra software (ROM, FMC, runtime firmware), and libraries/tools needed to build and test
  ☆96Updated this week
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆99Updated last year
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆76Updated this week
• rust-embedded / aarch64-cpu
  Low level access to processors using the AArch64 execution state.
  ☆74Updated last week
• riscv / riscv-crypto
  RISC-V cryptography extensions standardisation work.
  ☆367Updated 8 months ago
• chipsalliance / caliptra-dpe
  High level module that implements DPE and defines high-level traits that are used to communicate with the crypto peripherals and PCRs
  ☆16Updated 3 weeks ago
• rust-embedded / riscv-rt
  Minimal runtime / startup for RISC-V CPU's.
  ☆303Updated 11 months ago
• seL4 / rust-sel4
  Rust support for seL4 userspace
  ☆121Updated last week
• riscv-rust / riscv-rust-quickstart
  A template for building Rust applications for HiFive1 boards
  ☆210Updated last year
• samitbasu / rust-hdl
  A framework for writing FPGA firmware using the Rust Programming Language
  ☆326Updated 8 months ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆43Updated this week
• riscv-non-isa / riscv-ap-tee
  This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …
  ☆51Updated this week
• samitbasu / rhdl
  A Hardware Description Language based on the Rust Programming Language
  ☆144Updated this week
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆85Updated this week
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆254Updated last month
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆165Updated last week
• hex-five / multizone-sdk
  MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…
  ☆82Updated 10 months ago
• riscv-software-src / riscof
  ☆66Updated last month
• yupferris / kaze
  An HDL embedded in Rust.
  ☆194Updated last year
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆96Updated this week
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆204Updated 8 months ago
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆195Updated 2 weeks ago
• riscv / virtual-memory
  ☆35Updated 3 years ago
• hermit-os / uhyve
  A specialized hypervisor for Hermit.
  ☆257Updated this week
• riscv / meta-riscv
  OpenEmbedded/Yocto layer for RISC-V Architecture
  ☆367Updated 2 weeks ago
• diodesign / diosix
  A lightweight, secure, multiprocessor bare-metal hypervisor written in Rust for RISC-V
  ☆192Updated 2 years ago
• rust-embedded / riscv
  Low level access to RISC-V processors
  ☆854Updated this week
• veryl-lang / veryl
  Veryl: A Modern Hardware Description Language
  ☆513Updated this week
• riscv / riscv-plic-spec
  PLIC Specification
  ☆133Updated last year
• AmbiML / sparrow-cantrip-full
  ☆7Updated last year