chipsalliance / Caliptra
Caliptra IP and firmware for integrated Root of Trust block
☆275Updated this week
Alternatives and similar repositories for Caliptra:
Users that are interested in Caliptra are comparing it to the libraries listed below
- Caliptra software (ROM, FMC, runtime firmware), and libraries/tools needed to build and test☆108Updated this week
- HW Design Collateral for Caliptra RoT IP☆86Updated this week
- Risc-V hypervisor for TEE development☆112Updated last year
- High level module that implements DPE and defines high-level traits that are used to communicate with the crypto peripherals and PCRs☆16Updated 2 weeks ago
- A Hardware Description Language based on the Rust Programming Language☆196Updated this week
- This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …☆53Updated 2 weeks ago
- RISC-V cryptography extensions standardisation work.☆382Updated last year
- A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI☆37Updated last week
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆47Updated last week
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆100Updated last week
- MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…☆83Updated last year
- A framework for writing FPGA firmware using the Rust Programming Language☆368Updated 2 months ago
- Rust support for seL4 userspace☆139Updated this week
- ☆76Updated this week
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆86Updated last month
- RISC-V Architecture Profiles☆139Updated last month
- A template for building Rust applications for HiFive1 boards☆214Updated last year
- Low level access to processors using the AArch64 execution state.☆78Updated 4 months ago
- RISC-V IOMMU Specification☆112Updated 2 weeks ago
- A dependency management tool for hardware projects.☆290Updated this week
- Secure firmware framework focusing on developer experience☆98Updated 2 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆143Updated 5 months ago
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…☆64Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆243Updated this week
- RISC-V Security Model☆30Updated this week
- Minimal runtime / startup for RISC-V CPU's.☆302Updated last year
- Veryl: A Modern Hardware Description Language☆598Updated this week
- Self checking RISC-V directed tests☆102Updated last month
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆329Updated this week
- RISC-V Processor Trace Specification☆177Updated this week