Alternatives and similar repositories for caliptra-mcu-sw:

Users that are interested in caliptra-mcu-sw are comparing it to the libraries listed below

• chipsalliance / caliptra-dpe
  High level module that implements DPE and defines high-level traits that are used to communicate with the crypto peripherals and PCRs
  ☆16Updated 2 weeks ago
• lowRISC / manticore
  ☆16Updated 2 years ago
• chipsalliance / caliptra-sw
  Caliptra software (ROM, FMC, runtime firmware), and libraries/tools needed to build and test
  ☆108Updated this week
• IBM / ACE-RISCV
  Assured confidential execution (ACE) implements VM-based trusted execution environment (TEE) for RISC-V with focus on a formally verified…
  ☆44Updated this week
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆112Updated last year
• tpm-rs / tpm-rs
  TPM 2.0 Implementation
  ☆47Updated 3 weeks ago
• Freax13 / mushroom
  Run integrity protected workloads in a hardware based Trusted Execution Environment.
  ☆39Updated last week
• lowRISC / sonata-system
  A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI
  ☆37Updated last week
• riscv-non-isa / riscv-ap-tee
  This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …
  ☆53Updated 2 weeks ago
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆64Updated this week
• seL4 / microkit
  Microkit - A simple operating system framework for the seL4 microkernel
  ☆114Updated this week
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆86Updated last week
• eigenraven / rvasm
  RISC-V Assembler
  ☆18Updated last year
• scarv / xcrypto
  XCrypto: a cryptographic ISE for RISC-V
  ☆92Updated 2 years ago
• keystone-enclave / riscv-pk
  Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready
  ☆35Updated 3 years ago
• mosscomp / moss
  A computer for human beings.
  ☆44Updated 4 months ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆58Updated last week
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆47Updated last week
• rust-vmm / vm-fdt
  ☆16Updated 8 months ago
• au-ts / sddf
  A collection of interfaces, libraries and tools for writing device drivers for seL4 that allow accessing devices securely and with low ov…
  ☆31Updated this week
• riscv-non-isa / riscv-brs
  The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…
  ☆47Updated last month
• CHERIoT-Platform / cheriot-sail
  Sail code model of the CHERIoT ISA
  ☆35Updated 2 weeks ago
• hex-five / multizone-sdk
  MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…
  ☆83Updated last year
• shacron / sled
  Sled System Emulator
  ☆28Updated last month
• 0xADE1A1DE / CryptOpt
  CryptOpt: Verified Compilation with Randomized Program Search for Cryptographic Primitives
  ☆60Updated 9 months ago
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆37Updated 5 months ago
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆58Updated this week
• pornin / cycle-counter
  ☆22Updated 3 months ago
• CharlyCst / miralis
  Miralis is an experimental system that virtualises firmware
  ☆14Updated last week
• parallaxsecond / rust-tss-esapi
  TSS 2.0 Enhanced System API (ESAPI) Rust wrapper
  ☆98Updated last month