☆25Sep 29, 2025Updated 8 months ago
Alternatives and similar repositories for pfr-wilson-city
Users that are interested in pfr-wilson-city are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16Sep 29, 2025Updated 8 months ago
- The Redfish Protocol Validator tests the HTTP protocol behavior of a Redfish service to validate that it conforms to the Redfish specific…☆14Jan 9, 2026Updated 5 months ago
- ☆20Jun 10, 2026Updated last week
- OpenBMC for Genoa SP5 socket platforms☆38Jun 30, 2025Updated 11 months ago
- Ampere Computing Openbmc☆18Feb 6, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…☆21May 4, 2026Updated last month
- MegaRAC Open Redfish Framework☆15May 7, 2018Updated 8 years ago
- ☆16Dec 16, 2021Updated 4 years ago
- ☆26Updated this week
- Daemon adding support for PLDM (Platform Level Data Model). Supports PLDM Sensors, FRU and Firmware Updates☆12Nov 26, 2024Updated last year
- Package Xilinx FPGA tools into docker containers, useful for CI situations.☆17Oct 20, 2014Updated 11 years ago
- HW Design Collateral for Caliptra RoT IP☆141Updated this week
- RTL modbus rtu slave for FPGA☆14Apr 29, 2022Updated 4 years ago
- The UDK/EDK2/UEFI porting of the GNU's pciutils/lspci/setpci☆16Sep 11, 2025Updated 9 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A platform for emulating Virtio devices with FPGAs☆27Mar 31, 2021Updated 5 years ago
- Intel Management Engine JTAG Proof of Concept☆22Nov 14, 2019Updated 6 years ago
- Web-based user interface built on Vue.js for managing OpenBMC systems☆70Updated this week
- ☆60Jun 11, 2026Updated last week
- OpenBMC Distribution☆112Apr 17, 2026Updated 2 months ago
- A Cadence Allegro PCB schematics parser and verification tool. Together with IBERTpy can configure, run, and compile Vivado IBERT eye dia…☆13Apr 17, 2021Updated 5 years ago
- ☆13Dec 31, 2025Updated 5 months ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆93Mar 9, 2026Updated 3 months ago
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆14Jan 27, 2016Updated 10 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A transaction level model of a PCI express root complex implemented in systemc☆23Jun 16, 2014Updated 12 years ago
- This repository contains the hardware design source files of the Hex Five X300 RISC-V SoC. The X300 is Hex Five's official reference HW p…☆32Jan 23, 2024Updated 2 years ago
- This repository is deprecated. OCP created new org in github to have the Megarac community edition. Please refer README for more details☆112Mar 20, 2025Updated last year
- ☆15Nov 8, 2019Updated 6 years ago
- VFIO subsystem and Aspeed machines☆24Updated this week
- ☆12Dec 27, 2022Updated 3 years ago
- SAVIORBURST☆22Nov 24, 2015Updated 10 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆30May 10, 2020Updated 6 years ago
- A Linux only tool for TPM interaction☆36Mar 25, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Hardware CD/CI and Development Containers 🚢☆11Jul 20, 2022Updated 3 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆52Jan 19, 2021Updated 5 years ago
- ☆15Jun 7, 2022Updated 4 years ago
- Software Artifacts for the paper "TDXdown: Single-Stepping and Instruction Counting Attacks against Intel TDX"☆19Oct 14, 2024Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Updated this week
- ☆12Jun 27, 2022Updated 3 years ago
- softcore for ForwardCom☆21Jan 1, 2023Updated 3 years ago