nikulshr / resnet_fpga
UCSD CSE 237D Spring '20 Course Project
☆14Updated last year
Alternatives and similar repositories for resnet_fpga:
Users that are interested in resnet_fpga are comparing it to the libraries listed below
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆22Updated 3 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- Low-Precision YOLO on PYNQ with FINN☆30Updated last year
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆68Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 3 years ago
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆15Updated 9 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆54Updated 3 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆9Updated 4 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- ☆28Updated 4 months ago
- A DNN Accelerator implemented with RTL.☆63Updated last week
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- HLS code for a BNN accelerator☆15Updated 6 years ago
- ☆50Updated last year
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆37Updated 3 months ago
- 在FPGA上部署深度学习项目☆21Updated 3 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆36Updated 3 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆36Updated 4 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆37Updated 4 years ago
- ☆43Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆84Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆32Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Updated 4 years ago
- CNN Accelerator in Frequency Domain☆12Updated 4 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆22Updated 5 years ago