nikulshr / resnet_fpgaLinks
UCSD CSE 237D Spring '20 Course Project
☆17Updated last year
Alternatives and similar repositories for resnet_fpga
Users that are interested in resnet_fpga are comparing it to the libraries listed below
Sorting:
- Some attempts to build CNN on PYNQ.☆24Updated 6 years ago
- ☆90Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆72Updated 5 years ago
- HLS code for a BNN accelerator☆16Updated 6 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆23Updated 6 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 6 years ago
- ☆33Updated 10 months ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆78Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- FPGA☆158Updated last year
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆158Updated 2 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 7 months ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Low-Precision YOLO on PYNQ with FINN☆33Updated last year
- 中文:☆101Updated 5 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆80Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- ☆47Updated 7 years ago
- Codes to implement MobileNet V2 in a FPGA☆27Updated 4 years ago
- Spiking Neural Network RTL Implementation☆58Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆59Updated 4 years ago