nikulshr / resnet_fpga
UCSD CSE 237D Spring '20 Course Project
☆14Updated last year
Related projects ⓘ
Alternatives and complementary repositories for resnet_fpga
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆21Updated 3 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- The CNN based on the Xilinx Vivado HLS☆35Updated 3 years ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- ☆25Updated last month
- HLS code for a BNN accelerator☆15Updated 6 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆34Updated 4 years ago
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- ☆45Updated last year
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆61Updated last year
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆66Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆28Updated 5 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 3 years ago
- ☆85Updated 4 years ago
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆13Updated 7 months ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆68Updated 3 years ago
- ☆39Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆34Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆36Updated 5 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆67Updated 5 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆36Updated 3 years ago
- 中文：☆91Updated 4 years ago
- Codes to implement MobileNet V2 in a FPGA☆23Updated 3 years ago
- FPGA☆141Updated 4 months ago
- Low-Precision YOLO on PYNQ with FINN☆26Updated 11 months ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆35Updated 4 years ago