derek8955 / ic_contest

Related projects ⓘ

Alternatives and complementary repositories for ic_contest

• Ni-ChiTing / IC_contest_cell_based_design
  ☆10Updated 3 years ago
• XDEv11 / ICLAB-2022-FALL
  ☆28Updated last year
• aelog134256 / iclab2024fall
  ☆17Updated this week
• max2468tw / IC_Lab
  NCTU 2018 Spring Integrated Circuit Design Laboratory
  ☆24Updated 6 years ago
• krz-max / Digital-Circuits-and-Systems
  [NYCU 2021 Spring] Digital Circuits and Systems
  ☆14Updated 9 months ago
• kevin861222 / NYCU-ICLAB-2024-Spring
  超詳細 ICLAB 2024 Spring 修課心得 & 修課指南，含資源整理
  ☆28Updated last week
• HsuChiChen / nycu-iclab-2023-fall
  交通大學iclab 2023 fall
  ☆13Updated 3 weeks ago
• NCTUTHEBEST / ICLAB_2023_FALL
  紀錄一下自己寫過的所有Lab
  ☆20Updated 9 months ago
• zxc31070109 / ICLAB2022FALL
  國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授
  ☆12Updated last year
• albertfan1120 / NTU_CVSD_2021
  Computer-Aided VLSI System Design
  ☆16Updated 2 weeks ago
• hankshyu / ICLab-2023
  Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)
  ☆88Updated 2 months ago
• max410011 / IC-Contest
  ☆14Updated last year
• mirkat1206 / 2021_Spring_NCTU_ICLAB
  NCTU 2021 Spring Integrated Circuit Design Laboratory
  ☆168Updated last year
• laplaceyc / VLSI_Design-Implementation
  This repo is "NTHU VLSI System Design and Implementation" course project.
  ☆11Updated 7 years ago
• bol-edu / HLS-SOC-Discussions
  Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.
  ☆46Updated last year
• kerryliukk / NTHU-ICLAB
  清華大學 | 積體電路設計實驗 (IC LAB) | 110上
  ☆24Updated 2 years ago
• zli87 / Wishbone-to-I2C-bus-controller-IP-Verification
  ASIC Verification at 2022 Spring. This course only use SystemVerilog, did not use UVM.
  ☆15Updated last year
• huangxc6 / E203_CNN_Genesys2
  Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.
  ☆10Updated 6 months ago
• BIGWJZ / VLSI-DSP-Review
  ☆54Updated 4 years ago
• ypctw / ICDC-undergrad
  Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽
  ☆11Updated 2 years ago
• dumpo / my_verilog_projects
  数字IC秋招项目、手撕代码
  ☆33Updated 6 months ago
• TranquilRock / RISC-V-PipelineCPU
  NTU Computer Architecture 2021 - CPU with Single issue, L1-cache
  ☆10Updated 2 years ago
• jasonlin316 / A-Single-Path-Delay-32-Point-FFT-Processor
  A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…
  ☆40Updated 5 years ago
• bol-edu / caravel-soc_fpga-lab
  ☆14Updated last month
• suchuankai / CNN-hw-accelerator
  CNN hardware accelerator to accelerate quantized LeNet-5 model
  ☆20Updated last year
• NAvi349 / riscv-proc
  32-bit 5-Stage Pipelined RISC V RV32I Core
  ☆30Updated 4 months ago
• thedatabusdotio / fpga-ml-accelerator
  This repository hosts the code for an FPGA based accelerator for convolutional neural networks
  ☆125Updated 4 months ago
• YucanLiu / VLSI_SNN
  A Spiking Neuron Network Project in Verilog Implementation
  ☆16Updated 6 years ago
• psnjk / SimpleCache
  Simple cache design implementation in verilog
  ☆38Updated 11 months ago