alinxalinx / AX7Z035B_2023.1
The AX7Z035B board is suitable for PCIe, video image processing, fiber/Ethernet communication, etc.
☆13Updated 11 months ago
Alternatives and similar repositories for AX7Z035B_2023.1:
Users that are interested in AX7Z035B_2023.1 are comparing it to the libraries listed below
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆60Updated 7 months ago
- 3 layern artificial ANN to recognize handwritten digits and implement in FPGA☆8Updated 4 years ago
- AXI DMA 32 / 64 bits☆109Updated 10 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆32Updated 3 years ago
- Pipeline FFT Implementation in Verilog HDL☆101Updated 5 years ago
- ☆129Updated 9 years ago
- IC implementation of Systolic Array for TPU☆199Updated 4 months ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆119Updated 3 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆48Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆54Updated 8 years ago
- CNN accelerator implemented with Spinal HDL☆146Updated last year
- AXI总线连接器☆96Updated 4 years ago
- Implementation of CNN using Verilog☆208Updated 7 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆142Updated 8 months ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆149Updated 4 months ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆136Updated 4 years ago
- ☆36Updated 9 years ago
- FFT generator using Chisel☆58Updated 3 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆167Updated last year
- ARM中通过APB总线连接的UART模块☆63Updated 5 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆22Updated 11 months ago
- FPGA实现简单的图像处理算法☆41Updated last year
- Step by step tutorial for building CortexM0 SoC☆36Updated 2 years ago
- PYNQ学习资料☆162Updated 5 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated last year
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆81Updated 5 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆192Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆172Updated 11 months ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 2 years ago