PittECEArch / AdversarialPrefetch
☆17Updated 2 years ago
Related projects: ⓘ
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆19Updated 3 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆25Updated last year
- ☆18Updated last year
- The open-source component of Prime+Scope, published at CCS 2021☆26Updated last year
- Reload+Refresh PoC☆13Updated 4 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆57Updated 4 years ago
- ☆34Updated 3 years ago
- CleanupSpec (MICRO-2019)☆16Updated 3 years ago
- ☆71Updated 3 months ago
- MIRAGE (USENIX Security 2021)☆11Updated 10 months ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆40Updated 5 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 4 years ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆27Updated 4 years ago
- New Cache implementation using Gem5☆13Updated 10 years ago
- ☆18Updated 6 years ago
- ☆16Updated 2 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated this week
- HW interface for memory caches☆26Updated 4 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 2 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆45Updated 5 years ago
- ☆9Updated 5 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆18Updated 4 years ago
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆14Updated 9 months ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆60Updated 2 years ago
- prime+probe code targeting a given physical address on libgcrypt run in an SGX enclave☆15Updated 5 years ago
- NVLeak: Off-Chip Side-Channel Attacks via Non-Volatile Memory Systems [USENIX Security '23]☆16Updated last year
- Microscope: Enabling Microarchitectural Replay Attacks☆17Updated 4 years ago
- ☆86Updated last year
- A flush-reload side channel attack implementation☆41Updated 2 years ago
- ☆29Updated last year