scy-phy / FetchBench
☆16Updated last year
Alternatives and similar repositories for FetchBench:
Users that are interested in FetchBench are comparing it to the libraries listed below
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆28Updated last year
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 4 years ago
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆18Updated last year
- HW interface for memory caches☆26Updated 4 years ago
- Proof-of-concept implementation for the paper "Reviving Meltdown 3a" (ESORICS 2023)☆14Updated last year
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆35Updated 2 years ago
- Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…☆20Updated last year
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆59Updated 7 months ago
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆16Updated 8 months ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆56Updated 3 years ago
- InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets☆51Updated last month
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆16Updated last month
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆26Updated last year
- ☆17Updated 2 years ago
- Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)☆14Updated last year
- A tool for detecting Spectre vulnerabilities through fuzzing☆38Updated 3 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆61Updated 2 weeks ago
- ☆36Updated last year
- This upload contains the artifacts for the paper "SLAP: Data Speculation Attacks via Load Address Prediction on Apple Silicon", to appear…☆15Updated 2 months ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 2 years ago
- ☆23Updated 2 years ago
- ☆14Updated 2 years ago
- Source code & scripts for experimental characterization and real-system demonstration of RowPress, a widespread read disturbance phenomen…☆32Updated last year
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- ☆23Updated last year
- All the tools you need to reproduce the CellIFT paper experiments☆19Updated last month
- Training in Transient Execution and PhantomCALL, from Inception (SEC'23) Artifacts.☆35Updated last year
- Pre-Silicon Hardware Fuzzing Toolkit☆55Updated 2 months ago
- Synthesis of loop-free programs☆16Updated last week
- ☆53Updated 3 weeks ago