scy-phy / FetchBenchLinks
☆18Updated last year
Alternatives and similar repositories for FetchBench
Users that are interested in FetchBench are comparing it to the libraries listed below
Sorting:
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆63Updated last year
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆37Updated 3 years ago
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆20Updated last year
- This upload contains the artifacts for the paper "SLAP: Data Speculation Attacks via Load Address Prediction on Apple Silicon", to appear…☆22Updated 8 months ago
- Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…☆22Updated 2 years ago
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆30Updated 2 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆73Updated 7 months ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆45Updated 6 months ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆28Updated 3 months ago
- InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets☆56Updated last week
- Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)☆17Updated last month
- Proof-of-concept for the GhostWrite CPU bug.☆115Updated last year
- HW interface for memory caches☆28Updated 5 years ago
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆22Updated last year
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 3 years ago
- ☆40Updated 2 years ago
- Training in Transient Execution and PhantomCALL, from Inception (SEC'23) Artifacts.☆39Updated last year
- ☆18Updated 3 years ago
- This repo demonstrates the Return-to-Non-Secure (ret2ns) vulnerability on ARM Cortex-M TrustZone. It contains the attack and defense demo…☆32Updated last year
- Pre-Silicon Hardware Fuzzing Toolkit☆60Updated 2 months ago
- ☆60Updated 7 months ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆60Updated 4 months ago
- Microarchitectural exploitation and other hardware attacks.☆96Updated last year
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆136Updated last year
- Proof-of-concept implementation for the paper "CacheWarp: Software-based Fault Injection using Selective State Reset" (USENIX Security 20…☆63Updated last year
- A migration for the page table entry based side-channel attack agains SGX enclaves.☆19Updated 8 months ago
- Source code & scripts for experimental characterization and real-system demonstration of RowPress, a widespread read disturbance phenomen…☆35Updated last year
- Symbolic execution for RISC-V machine code based on the formal LibRISCV ISA model☆52Updated 5 months ago
- Medusa Repository: Transynther tool and Medusa Attack☆23Updated 5 years ago
- ☆16Updated 3 years ago