fallingcat / HomebrewGPU
HomebrewGPU is a simple ray tracing GPU on FPGA which implements basic ray-primitive intersection, BVH traversal, shadowing, reflection and refraction. This is a project I used to learn programming in Verilog and I think it should be educational to someone who is new to FPGA.
☆194Updated last year
Alternatives and similar repositories for HomebrewGPU:
Users that are interested in HomebrewGPU are comparing it to the libraries listed below
- A tiny system built on a small QMTECH board☆96Updated this week
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆72Updated 4 years ago
- A basic GPU for altera FPGAs☆69Updated 5 years ago
- TinyGPUs, making graphics hardware for 1990s games☆102Updated 2 weeks ago
- A simple RISC V core for teaching☆176Updated 3 years ago
- FPGA GPU design for DE1-SoC☆73Updated 3 years ago
- Opensource DDR3 Controller☆241Updated this week
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆231Updated 2 weeks ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆615Updated last week
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆36Updated 3 years ago
- Graphics demos☆98Updated 9 months ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆169Updated last year
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆300Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆225Updated 2 months ago
- Doom classic port to lightweight RISC‑V☆87Updated 2 years ago
- CORE-V Family of RISC-V Cores☆215Updated 11 months ago
- Linux capable RISC-V SoC designed to be readable and useful.☆133Updated 3 months ago
- A voxel game/Minecraft clone for the iCE40 UP5K FPGA☆202Updated 3 years ago
- ☆270Updated last month
- Basic RISC-V CPU implementation in VHDL.☆165Updated 4 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆82Updated 4 years ago
- A simple, basic, formally verified UART controller☆284Updated 11 months ago
- A simple superscalar out-of-order RISC-V microprocessor☆189Updated last week
- A full implementation of the MIPS32 Release 1 ISA, including virtual memory, TLB, instruction and data caches, interrupts and exceptions,…☆68Updated 5 years ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆222Updated 4 years ago
- Example LED blinking project for your FPGA dev board of choice☆168Updated last month
- SoC based on VexRiscv and ICE40 UP5K☆152Updated 9 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆216Updated this week
- RISC-V 32-bit microcontroller developed in Verilog☆165Updated 2 months ago
- SystemVerilog to Verilog conversion☆584Updated last month