fallingcat / HomebrewGPU
HomebrewGPU is a simple ray tracing GPU on FPGA which implements basic ray-primitive intersection, BVH traversal, shadowing, reflection and refraction. This is a project I used to learn programming in Verilog and I think it should be educational to someone who is new to FPGA.
☆204Updated last year
Alternatives and similar repositories for HomebrewGPU:
Users that are interested in HomebrewGPU are comparing it to the libraries listed below
- A basic GPU for altera FPGAs☆74Updated 5 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆229Updated 5 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆251Updated this week
- Opensource DDR3 Controller☆315Updated last week
- TinyGPUs, making graphics hardware for 1990s games☆107Updated last month
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆78Updated 4 years ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆172Updated 2 years ago
- CORE-V Family of RISC-V Cores☆254Updated 2 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆357Updated this week
- ☆281Updated last month
- A tiny system built on a small QMTECH board☆105Updated 2 weeks ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆426Updated 7 months ago
- RISC-V microcontroller IP core developed in Verilog☆172Updated last week
- A simple RISC V core for teaching☆184Updated 3 years ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆647Updated this week
- FPGA GPU design for DE1-SoC☆73Updated 3 years ago
- A Linux-capable RISC-V multicore for and by the world☆682Updated last month
- Small footprint and configurable DRAM core☆406Updated 3 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆144Updated 5 months ago
- A Video display simulator☆165Updated 9 months ago
- CoreScore☆149Updated 2 months ago
- SystemVerilog synthesis tool☆189Updated last month
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆150Updated last week
- Graphics demos☆107Updated last year
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆223Updated last year
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆281Updated 2 months ago
- Experimental flows using nextpnr for Xilinx devices☆232Updated 6 months ago
- A simple superscalar out-of-order RISC-V microprocessor☆202Updated 2 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆480Updated 2 months ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆228Updated 5 years ago