fallingcat / HomebrewGPU
HomebrewGPU is a simple ray tracing GPU on FPGA which implements basic ray-primitive intersection, BVH traversal, shadowing, reflection and refraction. This is a project I used to learn programming in Verilog and I think it should be educational to someone who is new to FPGA.
☆204Updated last year
Alternatives and similar repositories for HomebrewGPU:
Users that are interested in HomebrewGPU are comparing it to the libraries listed below
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆76Updated 4 years ago
- A basic GPU for altera FPGAs☆73Updated 5 years ago
- ☆279Updated 3 weeks ago
- TinyGPUs, making graphics hardware for 1990s games☆107Updated 2 weeks ago
- Opensource DDR3 Controller☆300Updated last week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆148Updated this week
- FPGA GPU design for DE1-SoC☆73Updated 3 years ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆225Updated 5 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆327Updated last week
- Design digital circuits in C. Simulate really fast with a regular compiler.☆172Updated last year
- A tiny system built on a small QMTECH board☆104Updated this week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆642Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆469Updated last month
- Verilog implementation of multi-stage 32-bit RISC-V processor☆95Updated 4 years ago
- A Video display simulator☆164Updated 8 months ago
- Graphics demos☆105Updated last year
- Basic RISC-V CPU implementation in VHDL.☆165Updated 4 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆365Updated last year
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆257Updated 2 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆225Updated 4 months ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆117Updated 4 years ago
- A voxel game/Minecraft clone for the iCE40 UP5K FPGA☆206Updated 3 years ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆36Updated 3 years ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆634Updated 2 months ago
- Linux capable RISC-V SoC designed to be readable and useful.☆141Updated 5 months ago
- CoreScore☆146Updated 2 months ago
- 64-bit multicore Linux-capable RISC-V processor☆87Updated 6 months ago
- A simple RISC V core for teaching☆180Updated 3 years ago
- CORE-V Family of RISC-V Cores☆248Updated last month
- RISC-V microcontroller IP core developed in Verilog☆170Updated last week