malkadi / FGPULinks
FGPU is a soft GPU architecture general purpose computing
☆60Updated 4 years ago
Alternatives and similar repositories for FGPU
Users that are interested in FGPU are comparing it to the libraries listed below
Sorting:
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- SoCRocket - Core Repository☆38Updated 8 years ago
- Yet Another RISC-V Implementation☆98Updated last year
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆62Updated 10 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆102Updated 4 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- FOS - FPGA Operating System☆73Updated 5 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆80Updated 6 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆104Updated 6 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 11 years ago
- ☆80Updated last week
- OmniXtend cache coherence protocol☆82Updated 4 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 5 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year