malkadi / FGPULinks
FGPU is a soft GPU architecture general purpose computing
☆57Updated 4 years ago
Alternatives and similar repositories for FGPU
Users that are interested in FGPU are comparing it to the libraries listed below
Sorting:
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- SoCRocket - Core Repository☆37Updated 8 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- ☆15Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 7 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 4 months ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆56Updated 6 months ago
- ☆59Updated 4 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- ☆36Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 8 months ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆39Updated last month
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- FOS - FPGA Operating System☆68Updated 4 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated last month
- LIS Network-on-Chip Implementation☆30Updated 8 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆66Updated 6 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆49Updated 8 months ago
- ☆87Updated 2 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 8 years ago