malkadi / FGPULinks
FGPU is a soft GPU architecture general purpose computing
☆60Updated 5 years ago
Alternatives and similar repositories for FGPU
Users that are interested in FGPU are comparing it to the libraries listed below
Sorting:
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- For contributions of Chisel IP to the chisel community.☆67Updated last year
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆61Updated 10 months ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 10 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 9 months ago
- Yet Another RISC-V Implementation☆98Updated last year
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- SoCRocket - Core Repository☆38Updated 8 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆91Updated 10 months ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆102Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- LIS Network-on-Chip Implementation☆32Updated 9 years ago
- OmniXtend cache coherence protocol☆82Updated 5 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆122Updated 4 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- Facilitates building open source tools for working with hardware description languages (HDLs)☆66Updated 5 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated last year
- FPGA reference design for the the Swerv EH1 Core☆72Updated 5 years ago