FPGA display controller with support for VGA, DVI, and HDMI.
☆262Jan 28, 2026Updated 5 months ago
Alternatives and similar repositories for display_controller
Users that are interested in display_controller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Verilog implementation of DisplayPort protocol for FPGAs☆272Mar 15, 2019Updated 7 years ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆257Nov 29, 2018Updated 7 years ago
- Send video/audio over HDMI on an FPGA☆1,283Jul 13, 2026Updated last week
- Receiving and processing 1080p HDMI audio and video on the Artix 7 FPGA☆212Feb 28, 2019Updated 7 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆107Aug 28, 2025Updated 10 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- Minimal DVI / HDMI Framebuffer☆87Aug 9, 2020Updated 5 years ago
- A Video display simulator☆184May 16, 2025Updated last year
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 3 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆27Apr 24, 2019Updated 7 years ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆784Jan 28, 2026Updated 5 months ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tools for FPGA development.☆50Aug 7, 2025Updated 11 months ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 5 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆86Sep 7, 2020Updated 5 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32May 15, 2023Updated 3 years ago
- Compact FPGA game console☆167Nov 14, 2023Updated 2 years ago
- Small footprint and configurable video cores (Deprecated)☆74Sep 15, 2021Updated 4 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆468Sep 13, 2024Updated last year
- PMOD boards for ULX3S☆51Aug 24, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- verilog/FPGA hardware description for very simple GPU☆17Apr 9, 2019Updated 7 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 5 years ago
- Low-cost ECP5 FPGA development board☆80Sep 1, 2020Updated 5 years ago
- USB -> AXI Debug Bridge☆45Jun 5, 2021Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆52Dec 14, 2025Updated 7 months ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆41Dec 2, 2018Updated 7 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 8 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆36Feb 23, 2025Updated last year
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 11 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Bit streams forthe Ulx3s ECP5 device☆18Apr 9, 2023Updated 3 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 7 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆91Aug 13, 2021Updated 4 years ago
- FPGA GPU design for DE1-SoC☆72Dec 27, 2021Updated 4 years ago
- an inverter drawn in magic with makefile to simulate☆27Jun 30, 2022Updated 4 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆19Jul 10, 2020Updated 6 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆69Feb 13, 2025Updated last year