HeavyPixels / QuickSilverNEOLinks
☆28Updated 9 years ago
Alternatives and similar repositories for QuickSilverNEO
Users that are interested in QuickSilverNEO are comparing it to the libraries listed below
Sorting:
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- Andy's Workshop Sprite Engine☆46Updated 10 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 2 years ago
- A simple GPU on a TinyFPGA BX☆81Updated 6 years ago
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆59Updated last month
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆61Updated 2 months ago
- The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.☆78Updated 13 years ago
- IBM PC Compatible SoC for a commercially available FPGA board☆71Updated 8 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆31Updated 2 years ago
- Reverse engineering the XC2064 FPGA☆78Updated 4 years ago
- Collection of PMOD boards for the use with iCEBreaker and any other FPGA board that has PMOD connectors.☆91Updated last year
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGA☆12Updated 6 years ago
- A Full Hardware Real-Time Ray-Tracer☆108Updated 2 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- Miscellaneous ULX3S examples (advanced)☆78Updated last month
- Compact FPGA game console☆165Updated last year
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001)☆55Updated 8 years ago
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆45Updated 7 months ago
- The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.…☆44Updated 10 years ago
- Homebrew game for homebrew FPGA game console☆50Updated 4 years ago
- A very simple RISC-V ISA emulator.☆38Updated 4 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Homebrew formulae for building FPGA bitstreams with open-source tools.☆57Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆56Updated 2 years ago
- ☆68Updated 2 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆38Updated 9 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago