Mapper for digital PIM architectures
☆31Sep 1, 2025Updated last year
Alternatives and similar repositories for OptiPIM
Users that are interested in OptiPIM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An accelerator for high-dimensional approximate nearest neighbor search☆15May 17, 2025Updated last year
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆18May 17, 2024Updated 2 years ago
- Source code for the architectural simulator used for modeling the PUD system proposed in our HPCA 2024 paper `MIMDRAM: An End-to-End Proc…☆33Sep 12, 2025Updated last year
- ☆26Apr 3, 2026Updated 6 months ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆68Mar 8, 2026Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆72Jul 22, 2025Updated last year
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- ☆13Mar 14, 2023Updated 3 years ago
- ☆51Updated this week
- SGQuant: Squeezing the Last Bit on Graph Neural Networks with Specialized Quantization☆11Aug 12, 2020Updated 6 years ago
- Key recovery attacks against the CKKS homomorphic approximate encryption scheme☆17Mar 2, 2021Updated 5 years ago
- [RA-L 2026] DiskChunGS: Large-Scale 3D Gaussian SLAM Through Chunk-Based Memory Management☆26Apr 16, 2026Updated 5 months ago
- A cross compiler and standardized benchmarks for fully homomorphic encryption☆40Dec 29, 2023Updated 2 years ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆63Sep 1, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RESPECT: Reinforcement Learning based Edge Scheduling on Pipelined Coral Edge TPUs (DAC'23)☆11Apr 13, 2023Updated 3 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆117Apr 28, 2025Updated last year
- ☆32Jul 28, 2026Updated 2 months ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆121Apr 26, 2025Updated last year
- ☆32Mar 31, 2025Updated last year
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆24Feb 14, 2025Updated last year
- ☆35Jun 7, 2021Updated 5 years ago
- ☆17Mar 9, 2026Updated 7 months ago
- ☆167Jun 24, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PIMeval simulator and PIMbench suite☆52Aug 11, 2026Updated last month
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆15Nov 19, 2023Updated 2 years ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆148Aug 22, 2026Updated last month
- Studies on basic hardware and software edge detection algorithms for future Stochastic Computing applications☆10Jul 11, 2021Updated 5 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆17Sep 15, 2022Updated 4 years ago
- NeuraChip Accelerator Simulator☆17Apr 26, 2024Updated 2 years ago
- pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel stori…☆20Jan 12, 2023Updated 3 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆69Apr 17, 2023Updated 3 years ago
- ☆105Jul 9, 2026Updated 3 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆12Jun 25, 2020Updated 6 years ago
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆43Jul 2, 2026Updated 3 months ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆206Oct 2, 2026Updated last week
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆24Oct 1, 2022Updated 4 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆15Aug 25, 2023Updated 3 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆49May 25, 2024Updated 2 years ago
- ☆12Nov 24, 2023Updated 2 years ago