illinois-impact / puma-compilerLinks
PUMA Compiler
☆30Updated last month
Alternatives and similar repositories for puma-compiler
Users that are interested in puma-compiler are comparing it to the libraries listed below
Sorting:
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆68Updated 2 years ago
- ☆33Updated 4 years ago
- PIMeval simulator and PIMbench suite☆36Updated last week
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆41Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆102Updated 6 months ago
- ☆29Updated 4 years ago
- Release of stream-specialization software/hardware stack.☆119Updated 2 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆144Updated 5 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆48Updated last year
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆47Updated 2 months ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Updated last year
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆42Updated 3 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆22Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆72Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆76Updated 6 months ago
- ☆60Updated 7 months ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- ☆105Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆72Updated 2 years ago
- agile hardware-software co-design☆52Updated 3 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆80Updated 8 months ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆41Updated 6 years ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆37Updated 11 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆65Updated 2 weeks ago
- ☆17Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆21Updated last year