illinois-impact / puma-compiler
PUMA Compiler
☆28Updated 4 years ago
Alternatives and similar repositories for puma-compiler:
Users that are interested in puma-compiler are comparing it to the libraries listed below
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆61Updated last year
- ☆28Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆51Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆77Updated last year
- ☆25Updated 3 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆25Updated 7 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆44Updated last month
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆57Updated this week
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆65Updated 4 months ago
- ☆31Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆66Updated 5 years ago
- ☆19Updated last month
- STONNE: A Simulation Tool for Neural Networks Engines☆123Updated 7 months ago
- MNSIM version 1.1. We have uploaded a high-level modeling tool and please use this version: https://github.com/Zhu-Zhenhua/MNSIM_Python☆11Updated 5 years ago
- ☆17Updated last year
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆68Updated 2 years ago
- ☆23Updated 4 years ago
- ☆48Updated 6 months ago
- ☆12Updated last year
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆31Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆60Updated 3 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆15Updated last year
- RTL implementation of Flex-DPE.☆97Updated 4 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆109Updated 6 years ago
- ☆37Updated 6 months ago
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆10Updated last month
- ☆25Updated 8 months ago