tud-ccc / CinnamonLinks
☆40Updated last week
Alternatives and similar repositories for Cinnamon
Users that are interested in Cinnamon are comparing it to the libraries listed below
Sorting:
- ☆34Updated 4 years ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆39Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆180Updated last week
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆120Updated 8 months ago
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆108Updated last year
- PIMeval simulator and PIMbench suite☆42Updated last month
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- ☆121Updated last year
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆37Updated 5 months ago
- OSDI 2023 Welder, deeplearning compiler☆31Updated 2 years ago
- ☆28Updated 2 years ago
- ☆164Updated 11 months ago
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆120Updated 3 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Updated last year
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆46Updated last year
- agile hardware-software co-design☆52Updated 4 years ago
- ☆121Updated last week
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆66Updated last year
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆34Updated last year
- MICRO22 artifact evaluation for Sparseloop☆46Updated 3 years ago
- ☆217Updated 2 months ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆53Updated 5 months ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆51Updated 4 months ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆39Updated 2 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆82Updated 10 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆70Updated 3 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 3 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆68Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- ☆62Updated 9 months ago