tud-ccc / CinnamonLinks
☆41Updated this week
Alternatives and similar repositories for Cinnamon
Users that are interested in Cinnamon are comparing it to the libraries listed below
Sorting:
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆184Updated last month
- ☆34Updated 4 years ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆39Updated last year
- ☆123Updated this week
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆108Updated last year
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆53Updated 5 months ago
- OSDI 2023 Welder, deeplearning compiler☆32Updated 2 years ago
- PIMeval simulator and PIMbench suite☆44Updated 2 months ago
- agile hardware-software co-design☆52Updated 4 years ago
- ☆132Updated last year
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆45Updated last year
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆121Updated 3 years ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆124Updated 9 months ago
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆36Updated last year
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Updated last year
- ☆62Updated 10 months ago
- EQueue Dialect☆42Updated 4 years ago
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆37Updated 6 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- ☆166Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 3 months ago
- ☆29Updated 4 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆67Updated 2 years ago
- ☆39Updated 7 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆108Updated 9 months ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆56Updated 6 months ago
- MICRO22 artifact evaluation for Sparseloop☆47Updated 3 years ago
- ☆32Updated 4 years ago