tud-ccc / Cinnamon
☆23Updated last week
Alternatives and similar repositories for Cinnamon:
Users that are interested in Cinnamon are comparing it to the libraries listed below
- agile hardware-software co-design☆47Updated 3 years ago
- OSDI 2023 Welder, deeplearning compiler☆19Updated last year
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆27Updated 4 months ago
- EQueue Dialect☆40Updated 3 years ago
- ☆11Updated last year
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 2 years ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆34Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆103Updated 2 months ago
- PIM-ML is a benchmark for training machine learning algorithms on the UPMEM architecture, which is the first publicly-available real-worl…☆23Updated 3 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆12Updated 2 months ago
- Release of stream-specialization software/hardware stack.☆120Updated last year
- ☆27Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆45Updated 2 weeks ago
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆25Updated last month
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆29Updated 10 months ago
- PIMeval simulator and PIMbench suite☆21Updated this week
- ☆91Updated last year
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆49Updated 4 months ago
- ☆33Updated 3 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆63Updated last year
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆65Updated 3 weeks ago
- ☆48Updated 2 weeks ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆51Updated last week
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆76Updated 9 months ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- ☆25Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago