Projects published on controlpaths.com and hackster.io
☆42Jul 18, 2022Updated 3 years ago
Alternatives and similar repositories for blog
Users that are interested in blog are comparing it to the libraries listed below
Sorting:
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- RMII Firewall FPGA☆25Dec 2, 2019Updated 6 years ago
- VHDL Library for implementing common DSP functionality.☆31Oct 5, 2018Updated 7 years ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- ☆49Oct 19, 2023Updated 2 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- Verilog SDR SDRAM controller for FPGA Xilinx and Lattice☆17Jan 3, 2021Updated 5 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Jan 13, 2025Updated last year
- ☆15Jul 25, 2017Updated 8 years ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Dec 24, 2020Updated 5 years ago
- Open-source, low-cost, in-situ turbidity sensor for river network monitoring (prototype 2.0)☆20Oct 10, 2023Updated 2 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆63Jan 12, 2021Updated 5 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆27Jul 11, 2024Updated last year
- VHDL PCIe Transceiver☆32Jul 2, 2020Updated 5 years ago
- ☆18Oct 5, 2020Updated 5 years ago
- ECE 5745 Tutorial 8: SRAM Generators☆14Mar 5, 2022Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Oct 31, 2023Updated 2 years ago
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆14Mar 1, 2026Updated 2 weeks ago
- An FPGA-based NetTLP adapter☆27Mar 10, 2020Updated 6 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated last month
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆14Jul 16, 2021Updated 4 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated last week
- example code for the logi-boards from pong chu HDL book☆30Sep 4, 2015Updated 10 years ago
- A simple script to build open-source FPGA tools.☆54Oct 25, 2022Updated 3 years ago
- Filter builder tool☆18Apr 11, 2022Updated 3 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- Synthesizable Higher-Order Functions (Patterns) for C++☆17Oct 3, 2018Updated 7 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Simple design for 16x2 OLED Character Display using the US2066 chip☆13Apr 20, 2023Updated 2 years ago
- Xilinx Bitstream Format Library. Easily read .bit files from C programs.☆14Nov 16, 2015Updated 10 years ago
- Render waveforms inside VSCode with WaveDrom☆38Feb 28, 2026Updated 3 weeks ago
- audio DSP applications using zynq/zed boards☆20Jul 24, 2020Updated 5 years ago
- Program to scan for malicious FPGA designs.☆17Mar 20, 2021Updated 5 years ago
- SSD test project using Zynq Ultrascale+ bare metal NVMe.☆22Oct 8, 2021Updated 4 years ago
- ☆12Sep 19, 2018Updated 7 years ago
- Simulate electronic circuit using Python and the Ngspice / Xyce simulators☆157Feb 12, 2023Updated 3 years ago
- verilog core for ws2812 leds☆35Nov 3, 2021Updated 4 years ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- StickIt! board and modules that support the XuLA FPGA board.☆21Dec 2, 2015Updated 10 years ago