Projects published on controlpaths.com and hackster.io
☆42Jul 18, 2022Updated 4 years ago
Alternatives and similar repositories for blog
Users that are interested in blog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- VHDL Library for implementing common DSP functionality.☆33Oct 5, 2018Updated 7 years ago
- RMII Firewall FPGA☆25Dec 2, 2019Updated 6 years ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆17Dec 24, 2020Updated 5 years ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- Open-source, low-cost, in-situ turbidity sensor for river network monitoring (prototype 2.0)☆20Oct 10, 2023Updated 2 years ago
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆14Jul 16, 2021Updated 5 years ago
- ☆15Jul 25, 2017Updated 8 years ago
- Analog HDL Design Full-stack Agents☆17Jun 8, 2026Updated last month
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆66Jan 12, 2021Updated 5 years ago
- Flip flop setup, hold & metastability explorer tool☆53Jul 12, 2026Updated last week
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆28Jul 7, 2026Updated 2 weeks ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- This repository contains iCEBreaker examples for Amaranth HDL.☆39May 24, 2026Updated last month
- Verilog re-implementation of the famous CAPCOM arcade game☆29Jan 25, 2019Updated 7 years ago
- VHDL PCIe Transceiver☆34Jul 2, 2020Updated 6 years ago
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆14Jun 18, 2026Updated last month
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 5 months ago
- An FPGA-based NetTLP adapter☆29Mar 10, 2020Updated 6 years ago
- ECE 5745 Tutorial 8: SRAM Generators☆17Mar 5, 2022Updated 4 years ago
- example code for the logi-boards from pong chu HDL book☆29Sep 4, 2015Updated 10 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A simple script to build open-source FPGA tools.☆54Oct 25, 2022Updated 3 years ago
- PicoRV32 RISC-V project for Tang Nano 20K FPGA development board☆40Jun 12, 2024Updated 2 years ago
- Filter builder tool☆18Apr 11, 2022Updated 4 years ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 3 months ago
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆21Apr 24, 2023Updated 3 years ago
- This repository is a collection of designs invloving FPGAs and AI technologies.☆14Jan 11, 2023Updated 3 years ago
- Render waveforms inside VSCode with WaveDrom☆40May 25, 2026Updated last month
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 9 years ago
- audio DSP applications using zynq/zed boards☆24Jul 24, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Program to scan for malicious FPGA designs.☆17Mar 20, 2021Updated 5 years ago
- ☆12Sep 19, 2018Updated 7 years ago
- A repository of information and source files for toolflow-supported hardware☆36Jul 15, 2022Updated 4 years ago
- ☆19Oct 5, 2020Updated 5 years ago
- Simulate electronic circuit using Python and the Ngspice / Xyce simulators☆157Feb 12, 2023Updated 3 years ago
- Docker image with Xilinx ISE 14.7☆36Feb 1, 2021Updated 5 years ago
- verilog core for ws2812 leds☆35Nov 3, 2021Updated 4 years ago