Projects published on controlpaths.com and hackster.io
☆42Jul 18, 2022Updated 3 years ago
Alternatives and similar repositories for blog
Users that are interested in blog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RMII Firewall FPGA☆25Dec 2, 2019Updated 6 years ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- ☆49Oct 19, 2023Updated 2 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- Verilog SDR SDRAM controller for FPGA Xilinx and Lattice☆17Jan 3, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Jan 13, 2025Updated last year
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆63Jan 12, 2021Updated 5 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆28Jul 11, 2024Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Oct 31, 2023Updated 2 years ago
- Verilog re-implementation of the famous CAPCOM arcade game☆29Jan 25, 2019Updated 7 years ago
- VHDL PCIe Transceiver☆33Jul 2, 2020Updated 5 years ago
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆14Apr 23, 2026Updated last week
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 2 months ago
- An FPGA-based NetTLP adapter☆29Mar 10, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ECE 5745 Tutorial 8: SRAM Generators☆15Mar 5, 2022Updated 4 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated last month
- example code for the logi-boards from pong chu HDL book☆30Sep 4, 2015Updated 10 years ago
- A simple script to build open-source FPGA tools.☆54Oct 25, 2022Updated 3 years ago
- Synthesizable Higher-Order Functions (Patterns) for C++☆17Oct 3, 2018Updated 7 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Simple design for 16x2 OLED Character Display using the US2066 chip☆13Apr 20, 2023Updated 3 years ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 3 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- This repository is a collection of designs invloving FPGAs and AI technologies.☆14Jan 11, 2023Updated 3 years ago
- Program to scan for malicious FPGA designs.☆17Mar 20, 2021Updated 5 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- ☆12Sep 19, 2018Updated 7 years ago
- Docker image with Xilinx ISE 14.7☆36Feb 1, 2021Updated 5 years ago
- verilog core for ws2812 leds☆35Nov 3, 2021Updated 4 years ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- StickIt! board and modules that support the XuLA FPGA board.☆21Dec 2, 2015Updated 10 years ago
- This repository contains icebreaker examples for migen.☆12Jan 4, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Aug 16, 2021Updated 4 years ago
- ADF4158 + HMC391 PCB for 10 GHz FMCW radar LO☆27Sep 4, 2025Updated 7 months ago
- ROACH2 hardware gerbers, layout and bom☆11May 31, 2013Updated 12 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆122Oct 18, 2016Updated 9 years ago
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆31Jan 6, 2025Updated last year
- Prepared CentOS6 in Docker to run Xilinx ISE 14.7☆40Aug 16, 2022Updated 3 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆465Sep 13, 2024Updated last year