controlpaths / blog
Projects published on controlpaths.com and hackster.io
☆40Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for blog
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 7 months ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆25Updated 9 months ago
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- Flip flop setup, hold & metastability explorer tool☆31Updated 2 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆52Updated 3 years ago
- A padring generator for ASICs☆22Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 9 months ago
- PMOD boards for ULX3S☆40Updated last year
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago
- assorted library of utility cores for amaranth HDL☆81Updated 2 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆48Updated last week
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆60Updated last month
- ☆43Updated last year
- ☆40Updated 4 years ago
- FPGA examples on Google Colab☆18Updated 7 months ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated 11 months ago
- Virtual Development Board☆58Updated 2 years ago
- ☆35Updated last year
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- Basic USB 1.1 Host Controller for small FPGAs☆85Updated 4 years ago
- Small footprint and configurable JESD204B core☆40Updated last month
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- ☆20Updated 2 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆14Updated 3 months ago
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago