LEVEL: Open-source RV32IMC RISC-V processor core with pipelined microarchitecture, cache support, SoC peripherals and verification framework.
☆28Jul 6, 2026Updated 2 weeks ago
Alternatives and similar repositories for level-v
Users that are interested in level-v are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- Portable four-parameter vital signs monitor (ECG, SpO2, temperature, respiration) built on ESP32. Biomedical engineering bachelor's proje…☆16Jul 9, 2026Updated last week
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Updated this week
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆36Nov 1, 2025Updated 8 months ago
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆41Jun 4, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆23Apr 24, 2026Updated 2 months ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 7 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Open-source Neural Processing Unit (NPU) from China ❤☆50Jan 29, 2025Updated last year
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆29Jul 27, 2018Updated 7 years ago
- [M2] Desktop app to compare two local Git repos' commit history side-by-side — colour-coded matches, cherry-pick detection (title / patch…☆30Updated this week
- RISCV Gem5 simulator flow for Architetture dei Sistemi di Elaborazione☆30Mar 12, 2026Updated 4 months ago
- List of several designs I have been working through the years to avoid re-designing it again☆15Jun 17, 2024Updated 2 years ago
- Dual-Core Out-of-Order MIPS CPU Design☆24May 8, 2025Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- SystemVerilog (IEEE 1800-2017) Simulator☆61Updated this week
- ☆13Apr 9, 2018Updated 8 years ago
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆19May 27, 2023Updated 3 years ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆37Mar 23, 2024Updated 2 years ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆22Apr 13, 2023Updated 3 years ago
- Verification of an Asynchronous FIFO using UVM & SVA☆13Jun 26, 2025Updated last year
- Open source ISS and logic RISC-V 32 bit project☆62Jan 20, 2026Updated 6 months ago
- ☆13Apr 1, 2017Updated 9 years ago
- ☆12May 31, 2016Updated 10 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆12Sep 17, 2023Updated 2 years ago
- VIP for AXI Protocol☆180May 24, 2022Updated 4 years ago
- ☆30Mar 22, 2026Updated 3 months ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆17Mar 14, 2024Updated 2 years ago
- Lecture information☆10Jan 8, 2024Updated 2 years ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆26Jan 6, 2026Updated 6 months ago
- ☆18Oct 6, 2025Updated 9 months ago
- PCIe System Verilog Verification Environment developed for PCIe course☆16Mar 26, 2024Updated 2 years ago
- Development of a real-time earthquake detection system, to alert the population even in areas where there isn’t a dedicated relevation sy…☆18Jun 29, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆151Oct 2, 2025Updated 9 months ago
- RISC-V implementation of RV32I for FPGA board Tang Nano 20K utilizing on-board burst SDRAM, flash and SD card☆26Sep 19, 2025Updated 10 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Updated this week
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- AXI Verification using UVM Testbench☆16Oct 20, 2024Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 7 months ago