OpenLayout: an open-source custom IC design environment (KLayout, xschem, ngspice, FasterCap). ASAP7 today, support for more PDKs coming.
☆19Oct 13, 2026Updated last week
Alternatives and similar repositories for OpenLayout
Users that are interested in OpenLayout are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- A fast, open-source DRC (Design Rule Check) engine for GDSII layouts.☆61Updated this week
- The SoC for the introduction to chip design course spring 2026☆21May 22, 2026Updated 5 months ago
- AI-native IC design plugin with MCP-EDA — from natural-language intent to verified silicon.☆28Updated this week
- Open-source compiler that hardwires ternary BitNet weights into mask-programmed compute-in-ROM silicon on open PDKs☆47Sep 18, 2026Updated last month
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆27Jun 14, 2026Updated 4 months ago
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆40Jul 30, 2026Updated 2 months ago
- Native powerpc-apple-darwin8.11.0 gcc and friends.☆13Mar 25, 2025Updated last year
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated last year
- Demo: how to create a custom EBRICK☆30Nov 20, 2024Updated last year
- Digital logic benchmark suite☆93Sep 28, 2026Updated 3 weeks ago
- Gati Accelerates Your CNN Algorithms!☆29Jun 12, 2026Updated 4 months ago
- ☆21Sep 14, 2026Updated last month
- Digital Design Equivalence Checking☆111Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- GUI for opening GDSII files in Blender. This is executed through a gdsiistl and can automatically add materials and dimensions.☆44Apr 10, 2025Updated last year
- A PCIe RTL implementation☆26Aug 16, 2026Updated 2 months ago
- ☆22Oct 5, 2024Updated 2 years ago
- CoreSmith is a Prompt to GDS Agentic Flow☆50Updated this week
- 64-bit RISC-V (RV64GC) core that boots Linux on an Arty A7 FPGA. Designed entirely by Claude Code: the specifications, RTL, verification …☆88Updated this week
- ☆14Apr 29, 2024Updated 2 years ago
- RISC-V SoC — Complete RTL-to-GDSII Flow (SKY130 130nm) | 34 Hardened Modules | 107K+ Gates☆26May 17, 2026Updated 5 months ago
- FPGA systolic array AI engine☆38Jan 2, 2026Updated 9 months ago
- Compile-time resource conflict analysis and lockless task scheduling for massively parallel game servers.☆26Oct 12, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆45Aug 25, 2026Updated last month
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆28Aug 12, 2026Updated 2 months ago
- ☆11Sep 8, 2021Updated 5 years ago
- Full featured, cross-platform RF circuit + electromagnetic simulator. DC, S-parameters, harmonic balance, loadpull. Also supports 2D and…☆238Updated this week
- Blender GDSII Importer with PDK Support☆140Updated this week
- ☆23Sep 28, 2026Updated 3 weeks ago
- SystemVerilog file list pruner☆19Sep 14, 2026Updated last month
- ☆40Updated this week
- A modular hardware abstraction library☆53Sep 28, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated 2 years ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 10 months ago
- wzv — record now, get waveforms later☆25Aug 29, 2026Updated last month
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆60Nov 16, 2023Updated 2 years ago
- In this paper, a series of Ring Oscillators has been wired in different ways to form Ring Oscillator PUFs to find out the RO PUF which ha…☆12Jul 4, 2020Updated 6 years ago
- Custom IC Design Platform☆124Updated this week
- A place to detect, highlight, and clean invisible Unicode characters☆14Apr 24, 2025Updated last year